WO2012056705A1 - 半導体素子およびその製造方法 - Google Patents
半導体素子およびその製造方法 Download PDFInfo
- Publication number
- WO2012056705A1 WO2012056705A1 PCT/JP2011/006020 JP2011006020W WO2012056705A1 WO 2012056705 A1 WO2012056705 A1 WO 2012056705A1 JP 2011006020 W JP2011006020 W JP 2011006020W WO 2012056705 A1 WO2012056705 A1 WO 2012056705A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- region
- concentration
- silicon carbide
- semiconductor layer
- conductivity type
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 328
- 238000004519 manufacturing process Methods 0.000 title claims description 31
- 229910010271 silicon carbide Inorganic materials 0.000 claims abstract description 171
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 claims abstract description 168
- 239000000758 substrate Substances 0.000 claims abstract description 74
- 210000000746 body region Anatomy 0.000 claims description 137
- 239000012535 impurity Substances 0.000 claims description 125
- 238000002513 implantation Methods 0.000 claims description 63
- 238000000034 method Methods 0.000 claims description 44
- 150000002500 ions Chemical class 0.000 claims description 24
- 239000002019 doping agent Substances 0.000 abstract description 32
- 239000010410 layer Substances 0.000 description 140
- 230000015556 catabolic process Effects 0.000 description 57
- 230000008569 process Effects 0.000 description 25
- 238000005468 ion implantation Methods 0.000 description 23
- 239000011229 interlayer Substances 0.000 description 17
- 230000005684 electric field Effects 0.000 description 16
- 230000000052 comparative effect Effects 0.000 description 15
- 230000000630 rising effect Effects 0.000 description 12
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 11
- 230000004913 activation Effects 0.000 description 11
- 230000000694 effects Effects 0.000 description 7
- 230000007423 decrease Effects 0.000 description 6
- 230000006866 deterioration Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 6
- 238000009826 distribution Methods 0.000 description 6
- 238000002347 injection Methods 0.000 description 6
- 239000007924 injection Substances 0.000 description 6
- 238000010438 heat treatment Methods 0.000 description 5
- 229910052759 nickel Inorganic materials 0.000 description 5
- 238000002161 passivation Methods 0.000 description 5
- 230000002093 peripheral effect Effects 0.000 description 5
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 4
- 238000000137 annealing Methods 0.000 description 4
- 229910052799 carbon Inorganic materials 0.000 description 4
- 238000001312 dry etching Methods 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 239000002184 metal Substances 0.000 description 4
- 230000003647 oxidation Effects 0.000 description 4
- 238000007254 oxidation reaction Methods 0.000 description 4
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 4
- 230000009467 reduction Effects 0.000 description 4
- 229910004298 SiO 2 Inorganic materials 0.000 description 3
- 230000008859 change Effects 0.000 description 3
- 238000006731 degradation reaction Methods 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 3
- 230000005669 field effect Effects 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 230000001186 cumulative effect Effects 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 229910021334 nickel silicide Inorganic materials 0.000 description 2
- RUFLMLWJRZAWLJ-UHFFFAOYSA-N nickel silicide Chemical compound [Ni]=[Si]=[Ni] RUFLMLWJRZAWLJ-UHFFFAOYSA-N 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 230000003213 activating effect Effects 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000002457 bidirectional effect Effects 0.000 description 1
- 229910052796 boron Inorganic materials 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 238000003763 carbonization Methods 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 238000011835 investigation Methods 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000008707 rearrangement Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 238000009751 slip forming Methods 0.000 description 1
- 230000003746 surface roughness Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/0445—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising crystalline silicon carbide
- H01L21/0455—Making n or p doped regions or layers, e.g. using diffusion
- H01L21/046—Making n or p doped regions or layers, e.g. using diffusion using ion implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/16—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
- H01L29/1608—Silicon carbide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66053—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide
- H01L29/66068—Multistep manufacturing processes of devices having a semiconductor body comprising crystalline silicon carbide the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
- H01L29/7828—Vertical transistors without inversion channel, e.g. vertical ACCUFETs, normally-on vertical MISFETs
Definitions
- the present invention relates to a semiconductor element and a manufacturing method thereof.
- the present invention relates to a silicon carbide semiconductor element (power semiconductor device) used for high breakdown voltage and large current.
- Silicon carbide (silicon carbide: SiC) is a high-hardness semiconductor material with a larger band gap than silicon (Si), and is applied to various semiconductor devices such as power elements, environmental elements, high-temperature operating elements, and high-frequency elements. Has been. In particular, application to power devices having switching and rectifying functions has attracted attention.
- a power element using SiC has advantages such as a significant reduction in power loss compared to a Si power element.
- the SiC power element can realize a smaller semiconductor device as compared with the Si power element by utilizing such characteristics.
- a typical semiconductor element among power elements using SiC is a metal-insulator-semiconductor field-effect transistor (MISFET).
- MISFET Metal-Oxide-Semiconductor Field-Effect Transistor
- FIG. 12A is a plan view showing an outline of the semiconductor element 1000.
- Semiconductor element 1000 is mainly composed of a silicon carbide (SiC) semiconductor.
- the semiconductor element 1000 has a unit cell region 1000ul having an element function (switching in the case of a transistor, rectification in the case of a diode, etc.) and a termination region 1000f that complements the breakdown voltage of the element function.
- a plurality of unit cells are arranged in the unit cell area 1000ul.
- the termination region 1000f is disposed around the unit cell region 1000ul.
- a source electrode and a gate electrode of a unit cell which will be described later, are connected in parallel to the unit cell region 1000ul, a gate pad for supplying an electric signal to the semiconductor element 1000, and a source for supplying a current A pad is arranged but not shown here.
- FIG. 12 (b) is a cross-sectional view showing a single unit cell arranged in the unit cell region 1000ul.
- Unit cell 1000u is disposed on low resistance n-type semiconductor substrate (for example, SiC substrate) 1010, silicon carbide semiconductor layer 1020 disposed on the main surface of semiconductor substrate 1010, and silicon carbide semiconductor layer 1020.
- n-type semiconductor substrate for example, SiC substrate
- SiC substrate silicon carbide semiconductor layer 1020 disposed on the main surface of semiconductor substrate 1010
- silicon carbide semiconductor layer 1020 silicon carbide semiconductor layer 1020.
- the electrode 1100 is provided.
- Silicon carbide semiconductor layer 1020 has a body region 1030 having a conductivity type (here, p-type) different from that of SiC substrate 1010 and a drift located in a portion of silicon carbide semiconductor layer 1020 where body region 1030 is not disposed.
- Drift region 1020d is, for example, an n ⁇ -type silicon carbide semiconductor layer containing n-type impurities at a lower concentration than SiC substrate 1010.
- An n-type source region 1040 containing n-type impurities at a high concentration and a p + -type contact region 1050 containing p-type impurities at a higher concentration than the body region 1030 are arranged inside the body region 1030.
- the source region 1040 and the drift region 1020d are connected via the channel layer 1060.
- a channel is formed in a portion of the channel layer 1060 in contact with the upper surface of the body region 1030 by a voltage applied to the gate electrode 1080.
- the contact region 1050 and the source region 1040 are in ohmic contact with the source electrode 1090, respectively. Therefore, body region 1030 is electrically connected to source electrode 1090 through contact region 1050.
- the unit cell 1000u has a pn junction between the body region 1030 and the drift region 1020d. Therefore, when a positive voltage is applied to the drain electrode 1100 with respect to the source electrode 1090, the unit cell 1000u has several hundred volts to several thousand volts (for example, 600V). Withstand voltage of about 10 kV). However, electric field concentration occurs around the unit cell region 1000ul, and the design withstand voltage may not be obtained. For this reason, in a general power element, a structure for compensating the breakdown voltage is provided in the termination region 1000f. For example, a structure such as FLR (Field Limiting Ring), JTE (Junction Termination Edge or Extension), and RESURF is formed in the termination region 1000f (Patent Documents 1 to 5).
- FLR Field Limiting Ring
- JTE Joint Termination Edge or Extension
- RESURF RESURF
- FIG. 12C is a cross-sectional view of the termination region 1000f when the FLR structure is adopted as the termination structure, and shows a cross-sectional structure along the line EF in the plan view shown in FIG.
- each ring region 1030f surrounds the unit cell region 1000ul in a ring shape.
- the plurality of ring regions 1030f can alleviate electric field concentration in the unit cell region 1000ul and suppress a decrease in breakdown voltage.
- a diode region 1150d may be provided between the unit cell region 1000ul and the termination region 1000f.
- p-type region 1030d is provided in silicon carbide semiconductor layer 1020.
- a p-n junction is formed by p-type region 1030d and n ⁇ -type drift region 1020d.
- a structure that compensates the breakdown voltage including the ring region 1030f and the diode region 1150d is referred to as a “termination structure”.
- the ring region 1030f is usually formed by implanting p-type impurity ions into the silicon carbide semiconductor layer 1020.
- p-type impurity ions In power elements using silicon carbide, for example, Al ions or B ions are used as p-type impurity ions.
- the implantation conditions at this time are set so that the impurity concentration profile in the depth direction of the ring region 1030f is as constant as possible.
- Patent Document 4 and Patent Document 5 disclose disposing a guard ring designed to have a certain density difference in the termination region.
- Japanese Patent No. 4367508 Special table 2009-524217 Japanese Patent No. 4356767 JP 2003-163351 A JP 2009-289904 A
- the breakdown voltage of the termination structure using a semiconductor pn junction is determined from the impurity concentration of the semiconductor, the breakdown electric field of the semiconductor, and the like.
- a power element having a desired breakdown voltage cannot be obtained according to the termination structure (for example, Patent Documents 1 to 3) shown in FIG.
- the present inventors have examined the termination structures proposed in Patent Document 4 and Patent Document 5, the ratio of the area of the termination region to the chip area may increase as will be described in detail later. I understood.
- the present invention has been made in view of the above circumstances, and a main object of the present invention is to provide a semiconductor device that can suppress a reduction in device breakdown voltage and can be miniaturized.
- a semiconductor element is a semiconductor element that includes a substrate and a first silicon carbide semiconductor layer that is located on a main surface of the substrate and includes a drift region of a first conductivity type. When viewed from the normal direction of the main surface of the semiconductor device, a unit cell region, and a termination region located between the unit cell region and an end of the semiconductor element, the termination region is the first silicon carbide.
- the semiconductor layer has a second conductivity type ring region disposed so as to be in contact with the drift region, the ring region including a high concentration ring region in contact with a surface of the first silicon carbide semiconductor layer, and the high concentration A low-concentration ring region containing a second conductivity type impurity at a lower concentration than the ring region and contacting the first silicon carbide semiconductor layer at the bottom surface, and the side surface of the high-concentration ring region includes the drift region and
- the semiconductor When viewed from the normal direction of the principal surface of the substrate, the said high density ring region and the low concentration ring region has the same contour.
- a method of manufacturing a semiconductor device is a method of manufacturing the semiconductor device described above, wherein the first carbonization is performed using the same implantation mask for the high-concentration ring region and the low-concentration ring region. It includes a step of forming by implanting impurity ions of the second conductivity type into part of the silicon semiconductor layer.
- a method for manufacturing a semiconductor device is a method for manufacturing the semiconductor device described above, wherein the high-concentration ring region, the low-concentration ring region, the high-concentration region, and the low-concentration region are Forming a second conductivity type impurity ion into a part of the first silicon carbide semiconductor layer using the same implantation mask.
- a method for manufacturing a semiconductor device is a method for manufacturing the semiconductor device described above, wherein the high-concentration ring region, the low-concentration ring region, the first body region, and the second body. Forming a region by implanting second conductivity type impurity ions into a part of the first silicon carbide semiconductor layer using the same implantation mask;
- a method of manufacturing a semiconductor device is a method of manufacturing the semiconductor device, wherein the semiconductor device includes a diode region located between the unit cell region and the termination region.
- the diode region further includes a second conductivity type region disposed in contact with the drift region in the first silicon carbide semiconductor layer, and the second conductivity type region is the first silicon carbide semiconductor.
- a method of manufacturing the semiconductor device comprising: a high concentration region in contact with a surface of the layer; and a low concentration region containing a second conductivity type impurity at a lower concentration than the high concentration region and in contact with the drift region at a bottom surface.
- the high-concentration ring region, the low-concentration ring region, the first body region, the second body region, the high-concentration region, and the low-concentration region are formed in front using the same implantation mask. Comprising the step of forming by implanting impurity ions of the second conductivity type in a portion of the first silicon carbide semiconductor layer.
- Still another method of manufacturing a semiconductor device is a method of manufacturing the semiconductor device, wherein the second silicon carbide semiconductor layer is formed while changing an impurity concentration of the first body region of the semiconductor device.
- a semiconductor device is a semiconductor device comprising a substrate and a first silicon carbide semiconductor layer that is located on the main surface of the substrate and includes a drift region of a first conductivity type, The unit cell region and a termination region located between the unit cell region and an end of the semiconductor element when viewed from the normal direction of the main surface of the substrate, the termination region is the first region
- the silicon carbide semiconductor layer has a second conductivity type ring region disposed so as to be in contact with the drift region, and the ring region includes a high-concentration ring region in contact with a surface of the first silicon carbide semiconductor layer;
- the high-concentration ring region and the low-concentration ring region have the same contour when
- Each unit cell includes a second conductivity type body region disposed adjacent to the drift region in the first silicon carbide semiconductor layer, and a first conductivity type impurity region located in the body region.
- a gate insulating film disposed on the first silicon carbide semiconductor layer; a gate electrode disposed on the gate insulating film; a first ohmic electrode electrically connected to the impurity region;
- a second ohmic electrode provided on a surface opposite to the main surface of the substrate, and adjusting an impurity concentration and a thickness of the second silicon carbide semiconductor layer while changing an impurity concentration of the first body region Do
- a current is passed from the first ohmic electrode to the second ohmic electrode. It is designed by controlling the absolute value of the voltage at which current begins to flow.
- FIG. 1A is a schematic plan view of the semiconductor device 100 according to the first embodiment of the present invention
- (b) is a cross-sectional view of the semiconductor device 100 taken along the line II ′, showing a termination structure.
- Is shown. 3 is a diagram illustrating an example of an ion implantation profile in a depth direction of a ring region 103f of a semiconductor element 100.
- FIG. 2A and 2B are diagrams illustrating an example in which the semiconductor element 100 is a MISFET, where FIG. 1A is a plan view of the semiconductor element 100, FIG. 1B is a cross-sectional view of a unit cell 100u in the semiconductor element 100, and FIG. FIG. FIG.
- FIG. 2 is a diagram showing the arrangement of unit cells 100u, where (a) is a cross-sectional view showing two adjacent unit cells 100u, and (b1) and (b2) are arrangements of a plurality of rectangular unit cells 100u, respectively.
- FIG. 4 is a process cross-sectional view for explaining a method for manufacturing the semiconductor element 100, wherein (a1) to (a3) show unit cell regions, and (b1) to (b3) show diode regions and termination regions.
- FIG. 4 is a process cross-sectional view for explaining a method for manufacturing the semiconductor element 100, wherein (a1) to (a3) show unit cell regions, and (b1) to (b3) show diode regions and termination regions.
- FIG. 4 is a process cross-sectional view for explaining a method for manufacturing the semiconductor element 100, wherein (a1) to (a3) show unit cell regions, and (b1) to (b3) show diode regions and termination regions.
- FIG. 4 is a process cross-sectional view for explaining a method for manufacturing the semiconductor element 100, wherein (a1) to (a3) show unit cell regions, and (b1) to (b3) show diode regions and termination regions.
- FIG. 4 is a process cross-sectional view for explaining a method for manufacturing the semiconductor element 100, wherein (a1) to (a3) show unit cell regions, and (b1) to (b3) show diode regions and termination regions.
- FIG. 4 is a process cross-sectional view for explaining a method for manufacturing the semiconductor element 100, wherein (a1) to (a3) show unit cell regions, and (b1) to (b3) show diode regions and termination regions. It is a cumulative frequency distribution figure which shows the proof pressure by the termination
- FIG. 6 is a diagram showing a rising voltage Vf0 of a channel diode when the concentration of the body region is changed and the threshold voltage Vth of the semiconductor element 100 is kept constant.
- (A) is a plan view of a conventional semiconductor element 1000
- (b) is a sectional view of a unit cell 1000u in the semiconductor element 1000
- (c) is a sectional view of a termination structure of the semiconductor element 1000.
- the electric field concentration at the termination of the semiconductor element 1000 can be reduced, but as a result of the electric field concentration occurring locally in the ring region 1030f, the desired breakdown voltage may not be obtained. is there.
- Patent Document 4 and Patent Document 5 disclose that each ring is composed of two layers having different concentrations. According to the termination structures disclosed in these patent documents, each ring is designed to have a concentration difference in the depth direction and in a direction parallel to the substrate surface. For this reason, in order to ensure a desired withstand voltage, it is necessary to ensure a sufficient interval between the plurality of rings, which may increase the area of the termination region of the power element.
- the present inventor has intensively studied a termination structure of a semiconductor element capable of suppressing a decrease in element breakdown voltage, and has reached the present invention.
- FIG. 1A is a plan view showing an outline of the semiconductor element 100 of this embodiment.
- FIG. 1B is a cross-sectional view showing a termination region 100 f in the semiconductor element 100.
- the semiconductor element 100 is mainly composed of a silicon carbide (SiC) semiconductor.
- the semiconductor element 100 includes a semiconductor substrate 101 and a first silicon carbide semiconductor layer 102 deposited on the semiconductor substrate 101.
- the semiconductor element 100 when viewed from the normal direction of the main surface of the semiconductor substrate 101, the semiconductor element 100 is a unit cell having an element function (switching in the case of a transistor, rectification in the case of a diode, etc.).
- the region 100ul and a termination region 100f having a structure that complements the breakdown voltage of the element function are included.
- a source electrode and a gate electrode of a unit cell which will be described later, are connected in parallel to the unit cell region 1000ul, a gate pad for supplying an electric signal to the semiconductor element 1000, and a source for supplying a current A pad is arranged but not shown here.
- the termination region 100f is arranged so as to surround the unit cell region 100ul, but the termination region 100f is at least one between the unit cell region 100ul and the end portion (chip end) of the semiconductor element 100. If it is disposed in the portion, the withstand voltage in the vicinity of the termination region 100f is supplemented. Further, for example, when the termination region 100f is arranged along the four sides of the rectangular unit cell region 100ul, the termination region 100f is formed even if the termination region 100f of each side is separated at the corner of the unit cell region 100ul. If the depletion layers to be connected are connected at the corners, the breakdown voltage of the entire semiconductor element 100 can be suitably secured.
- the semiconductor substrate 101 may be, for example, an n + type silicon carbide substrate (impurity concentration: for example, 1 ⁇ 10 19 cm ⁇ 3 ).
- the first silicon carbide semiconductor layer 102 includes an n ⁇ -type drift region 102d (n-type impurity concentration: for example, about 1 ⁇ 10 16 cm ⁇ 3 , thickness: for example, 10 ⁇ m).
- the first silicon carbide semiconductor layer 102 includes a drift region 102d and a plurality of p-type ring regions that are spaced from each other in the drift region 102d. 103f.
- the illustrated example four (FIG. 1B) ring regions 103f are provided in the termination region 100f, but the number of ring regions 103f is not particularly limited.
- Each ring region 103f has a high-concentration ring region 103af and a low-concentration ring region 103bf in which the concentration of p-type impurities is lower than that of the high-concentration ring region 103af.
- High concentration ring region 103af is in contact with the surface of first silicon carbide semiconductor layer 102.
- the side surface of the high-concentration ring region 103af is in contact with the drift region 102d.
- Low concentration ring region 103bf is provided at a position deeper than high concentration ring region 103af, and is in contact with first silicon carbide semiconductor layer 102 (here, drift region 102d) at the bottom surface. Further, when viewed from the normal direction of the surface of the semiconductor substrate 101, the high-concentration ring region 103af and the low-concentration ring region 103bf have the same contour.
- each ring region 103f is a continuous region in a ring shape, but may not be in a ring shape.
- each ring region 103f has a structure in which a plurality of spaced regions are arranged in a ring shape or a linear shape. May be. In that case, it is preferable that the interval between the plurality of regions is set so narrow that the depletion layers extending from the respective regions are connected to each other, since a desired breakdown voltage can be ensured more reliably.
- FIG. 2 is a diagram illustrating an ion implantation profile in the depth direction of the ring region 103f shown in FIG.
- the “depth direction” here refers to the direction of the normal line (AB line shown in FIG. 1B) of the main surface of the semiconductor substrate 101.
- the impurity concentration (dopant concentration) profile and the ion implantation profile are strictly different. In many cases, the impurity concentration is lower than the concentration of the implanted impurity ions. This is due to the activation rate of the implanted impurity ions. If the activation rate is 100%, the ion implantation profile and the impurity concentration profile are almost equal. If the activation rate is ⁇ %, for example, the dose during ion implantation may be increased by 1 / ( ⁇ / 100) so that the designed impurity concentration can be obtained.
- Al is selected as the implantation type.
- SiC since the diffusion coefficient of Al in silicon carbide is small, the change in the concentration profile due to diffusion is almost negligible.
- B boron
- the ion implantation energy and implantation amount are set so that a desired impurity concentration profile can be obtained after grasping the activation rate and diffusion coefficient in advance. It is preferable to select.
- the activation rate is 100% and the impurity concentration profile and the ion implantation profile are substantially the same. That is, description will be made assuming that the profile shown in FIG. 2 indicates the impurity concentration profile in the depth direction of the ring region 103f (the high concentration ring region 103af and the low concentration ring region 103bf).
- the high concentration ring region 103af and the low concentration ring region 103bf are formed by, for example, a plurality of ion implantation steps with different implantation energies.
- the profile of impurity ions implanted in each ion implantation step has a peak and a tail.
- the peak is a maximum value of the concentration in the ion implantation range Rp
- the tail is a portion where the concentration decreases from the maximum value toward a deeper direction.
- the ion implantation profile shown in FIG. 2 is a combination of profiles formed by, for example, four ion implantation steps.
- the implantation energy and dose amount in each ion implantation step are, for example, as follows. 30 keV: 3.0 ⁇ 10 13 cm ⁇ 2 70 keV: 6.0 ⁇ 10 13 cm ⁇ 2 150 keV: 1.5 ⁇ 10 14 cm ⁇ 2 350 keV: 4.0 ⁇ 10 13 cm ⁇ 2
- the portion where the depth from the upper surface of the first silicon carbide semiconductor layer 102 is shallower than the boundary surface is the high-concentration ring region 103af.
- the portion deeper than the boundary surface is the low-concentration ring region 103bf.
- the impurity concentration of the high-concentration ring region 103af and the low-concentration ring region 103bf is about 1 ⁇ 10 19 cm ⁇ 3 and about 2 ⁇ 10 10 at the maximum, respectively. 18 cm ⁇ 3 .
- the activation rate is 100%, these values are the maximum impurity concentrations of the high-concentration ring region 103af and the low-concentration ring region 103bf.
- the average impurity concentration of the high-concentration ring region 103af and the low-concentration ring region 103bf is, for example, about 9.7 ⁇ 10 18 cm ⁇ 3 and, for example, about 1.5 ⁇ 10 18 cm ⁇ 3 .
- the thickness (depth) of the high concentration ring region 103af and the low concentration ring region 103bf along the normal line of the main surface of the semiconductor substrate 101 is about 300 nm.
- the average impurity concentration is defined as the average value of the region where the impurity concentration is 2 ⁇ 10 18 cm ⁇ 3 or more for the high concentration ring region 103af.
- the low-concentration ring region 103bf is defined as an average value of a region where the impurity concentration is 5 ⁇ 10 17 cm ⁇ 3 or more and less than 2 ⁇ 10 18 cm ⁇ 3 .
- the definitions of “2 ⁇ 10 18 cm ⁇ 3 or more” and “5 ⁇ 10 17 cm ⁇ 3 or more” are provided. May be changed.
- the average impurity concentration of the high-concentration ring region 103af is preferably not less than 2 times and not more than 100 times the average impurity concentration of the low-concentration ring region 103bf.
- the concentration profile has a substantially flat first region and a second region that is deeper than the first region and has a lower concentration than the first region.
- the high concentration ring region 103af includes a first region
- the low concentration ring region 103bf includes a second region.
- the density profile is not limited to the illustrated example.
- the shape of the concentration profile can change depending on the ion implantation conditions and the number of implantation steps.
- each ring region 103af, 103bf thickness along the normal line of the main surface of the semiconductor substrate 101 is not particularly limited to the above example.
- the thickness of the high concentration ring region 103af is, for example, 15 nm or more
- the thickness of the low concentration ring region 103bf is, for example, 100 nm or more.
- the electric field concentration occurring at the corner of the bottom of the ring region 103 can be more reliably mitigated.
- a depletion layer that connects the adjacent ring regions 103af can be more reliably formed.
- the semiconductor element 100 may further include a diode region 115d between the unit cell region 100ul and the termination region 100f.
- the diode region 115d is arranged in a ring shape so as to surround the unit cell region 100ul, but the diode region 115d is located between the unit cell region 100ul and the termination region 100f. It may be arranged discretely. Further, it may be provided only at a part of the periphery of the unit cell region 100ul.
- the first silicon carbide semiconductor layer 102 includes a second conductivity type region (here, a high concentration region 103ad and a low concentration region 103bd).
- p-type region) 103d is arranged.
- the second conductivity type region 103d forms a pn junction diode with the drift region 102d.
- Each of the regions 103ad and 103bd has a concentration profile similar to that of the high concentration ring region 103af and the low concentration ring region 103bf, respectively.
- the high concentration region 103ad is in contact with the surface of the first silicon carbide semiconductor layer 102, and the low concentration region 103bd is provided at a position deeper than the high concentration region 103ad and has an impurity concentration lower than that of the high concentration region 103ad. ing.
- the bottom surface of the low concentration region 103bd is in contact with the drift region 102d. Further, it is preferable that at least a portion of the side surfaces of the low concentration region 103bd and the high concentration region 103ad facing the ring region 103f is in contact with the drift region 102d.
- the second conductivity type region 103d is electrically connected to an electrode layer (for example, a source electrode layer) provided above the first silicon carbide semiconductor layer 102. This is different from the ring region 103f having the same conductivity type.
- an electrode layer for example, a source electrode layer
- the second conductivity type region 103d is disposed outside a unit cell (referred to as a “peripheral cell”) that defines the periphery of the unit cell region 100ul when viewed from the normal direction of the main surface of the semiconductor substrate 101, and the peripheral cell. May be separated by a drift region 102d.
- a part of the body region 103 in the peripheral cell may be used as the second conductivity type region 103d.
- the impurity region 104 may be formed only in a portion functioning as a unit cell without forming the impurity region (source region) 104 in a portion used as the second conductivity type region 103 d in the body region 103.
- An ohmic electrode (referred to as a “second ohmic electrode”) 110 is disposed on the back surface of the semiconductor substrate 101 (the surface opposite to the main surface on which the first silicon carbide semiconductor layer 102 is formed).
- the second ohmic electrode 110 functions as, for example, a drain electrode in the unit cell region 100ul.
- a potential of zero volts is applied to the second conductivity type region 103ad and a positive voltage is applied to the drain electrode 110, a reverse bias is applied to the pn junction formed between the low concentration region 103bd and the drift region 102d.
- each ring region 103f was arranged in the termination region 100f with an interval of about 1 to 4 ⁇ m.
- the withstand voltage was calculated from the electric field strength of this structure.
- the side surface of each ring region 103 f was substantially perpendicular to the surface of the semiconductor substrate 101.
- the width of each ring region 103f (the maximum width of the upper surface of the ring region 103f) was 1 ⁇ m, the depth was 0.6 ⁇ m, and the impurity concentration profile of the ring region 103f was the same as the profile shown in FIG.
- the second conductivity type region 103d disposed in the diode region 115d has the same concentration distribution and the same depth as the ring region 103f.
- the breakdown voltage was 865V.
- the breakdown voltage due to the ring region 1030f of the conventional semiconductor element 1000 was calculated (comparative example).
- the concentration of the ring region 1030f is constant in the depth direction, and the depth is 0.6 ⁇ m.
- the number, interval, and width of the ring regions 1030f were the same as those of the ring region 103f of the example.
- the p-type region 1030d has the same concentration distribution and the same depth as the ring region 1030f.
- the breakdown voltage was 852V.
- the breakdown voltage when the dopant concentration of the ring region 1030f is high was also calculated. For example, when the dopant concentration is 5 ⁇ 10 18 cm ⁇ 3 , 1 ⁇ 10 19 cm ⁇ 3 , and 2 ⁇ 10 19 cm ⁇ 3 , the breakdown voltages are 804 V, 794 V, and 772 V, respectively. From this calculation result, it was found that in the comparative example, if the dopant concentration and thickness of the drift region 1020d are constant, the breakdown voltage of the diode region 1150d and the termination region 1000f deteriorates as the concentration of the ring region 1030f increases. .
- the impurity concentration of the ring region 1030f is set low (for example, the same concentration as the low concentration ring region 103bf of the embodiment), it is high (for example, the same concentration as the high concentration ring region 103af). It was found that even with the setting, a high breakdown voltage cannot be obtained as in the example. Therefore, according to the Example, it was confirmed that pressure
- the concentration of the ring region 1030f of the comparative example is set to 2 ⁇ 10 18 cm ⁇ 3 , for example, electric field concentration occurs at the corner (the arrow 2000 shown in FIG. 12) of the ring region 1030f, thereby determining the breakdown voltage.
- the electric field applied to the corner of the ring region 103f is relaxed in a direction parallel to the substrate surface. The For this reason, the electric field concentration generated in the corner portion is alleviated, and the breakdown voltage deterioration due to the pn junction in the diode region 115d and the termination region 100f is suppressed.
- the concentration of the ring region 1030f of the comparative example is set to a higher concentration, for example, 2 ⁇ 10 19 cm ⁇ 3 , the breakdown voltage becomes 772 V, and even if the concentration of the ring region 1030f is simply increased, deterioration of the breakdown voltage cannot be suppressed. I understand that. Rather, simply increasing the concentration of the ring region 1030f promotes deterioration of the breakdown voltage. This is considered because a higher electric field is applied to the corner of the ring region 1030f.
- the breakdown voltage is higher than both when the entire ring region is set to a low concentration and when it is set to a high concentration. Can be realized.
- the high-concentration ring region 103af has the effect of suppressing the breakdown voltage degradation as described above if it has a higher dopant concentration than the low-concentration ring region 103bf.
- the concentration of the high concentration ring region 103af is preferably twice or more that of the low concentration ring region 103bf. Thereby, pressure
- the high-concentration ring region 103af in the present embodiment is in direct contact with the drift region 102d on its side surface.
- the entire side surface of high-concentration ring region 103af is in contact with drift region 102d.
- the interval between adjacent ring regions 103f can be further reduced.
- the higher the concentration of the side surface of the ring region 103f the greater the thickness of the depletion layer extending from the side surface in the direction parallel to the substrate. For this reason, even if the interval between the adjacent ring regions 103f is narrowed, the depletion layers can be connected to each other, and a desired breakdown voltage can be ensured more reliably.
- the termination region 100f that complements the breakdown voltage of the element function does not basically contribute to electrical conduction in the ON state of the MISFET. Therefore, if the purpose of securing the breakdown voltage is achieved, the area of the termination region 100f (semiconductor substrate) The area of the termination region 100f as viewed from the normal direction of the main surface 101 is desirably as small as possible. By reducing the area of the termination region 100f, the chip area of the semiconductor element 100 can be reduced, and the cost of the semiconductor element 100 can be further reduced.
- FIG. 3 is a diagram illustrating an example of the semiconductor element 100 of the present embodiment.
- the semiconductor element 100 shown in FIG. 3 is a vertical MISFET.
- FIG. 3A is a view as seen from the upper surface of the semiconductor element 100 and is the same as FIG.
- FIG. 3B is a schematic cross-sectional view of the unit cell 100u in the semiconductor element 100 of this embodiment.
- FIG. 3C is a schematic cross-sectional view of the termination region 100 f and the diode region 115 d in the semiconductor element 100.
- Semiconductor element 100 includes a first conductivity type semiconductor substrate 101 and a first silicon carbide semiconductor layer (drift layer) 102 located on the main surface of substrate 101.
- the first conductivity type is n-type and the second conductivity type is p-type.
- the first conductivity type may be p-type and the second conductivity type may be n-type.
- Semiconductor substrate 101 has n + type conductivity and is made of silicon carbide.
- First silicon carbide semiconductor layer 102 includes an n ⁇ -type drift region 102d.
- the “+” or “ ⁇ ” on the right shoulder of the n or p conductivity type represents the relative concentration of impurities.
- N + means that the n-type impurity concentration is higher than “n”
- n ⁇ means that the n-type impurity concentration is lower than “n”.
- body region 103 of the second conductivity type is arranged so as to be adjacent to drift region 102d.
- a region other than body region 103 in first silicon carbide semiconductor layer 102 is drift region 102d.
- the body region 103 includes a first body region 103a of the second conductivity type and a second body region 103b of the second conductivity type.
- First body region 103a is in contact with the surface of first silicon carbide semiconductor layer 102
- second body region 103b is in contact with first silicon carbide semiconductor layer 102 (here, drift region 102d) at the lower end thereof.
- the first body region 103a and the second body region 103b have a thickness of at least 15 nm and 100 nm in a direction perpendicular to the main surface of the semiconductor substrate 101, respectively.
- the first body region 103a is p + type
- the second body region 103b is p type.
- the average impurity concentration of the first body region 103a is preferably at least twice the average impurity concentration of the second body region 103b.
- the body region 103 is formed by introducing a second conductivity type impurity into the first conductivity type first silicon carbide semiconductor layer 102.
- the body region 103 includes a first conductivity type impurity and a second conductivity type impurity, and the second conductivity type impurity concentration is higher than the first conductivity type impurity concentration. It is prescribed.
- the first conductivity type impurity concentration of first silicon carbide semiconductor layer 102 in contact with body region 103 is equal to the second conductivity type impurity concentration of second body region 103b.
- the outer periphery (contour) of the first body region 103a and the outer periphery of the second body region 103b are the same.
- an impurity region 104 of the first conductivity type is located in the body region 103. More specifically, impurity region 104 is provided in first body region 103 a so as to be in contact with the surface of first silicon carbide semiconductor layer 102. Impurity region 104 is n + type.
- a second conductivity type contact region 105 is disposed in the first body region 103a.
- Contact region 105 is preferably p + type.
- Contact region 105 is in contact with at least first body region 103a.
- it also contacts second body region 103b.
- a first ohmic electrode 109 is provided on the impurity region 104.
- the first ohmic electrode 109 is disposed on the impurity region 104 and the contact region 105, and is in electrical contact with both the impurity region 104 and the contact region 105.
- the contact region 105 may not be provided.
- a contact trench exposing the first body region 103a is provided in the impurity region 104, and the first ohmic electrode 109 is disposed in the trench so that the first body region 103a and the first ohmic electrode 109 are in direct contact with each other. May be.
- a region 102j adjacent to the body region 103 that is, a region 102j sandwiched between the body regions 103 of two adjacent unit cells is referred to as a JFET (Junction Field-Effect Transistor). ) Area.
- This region is constituted by the drift region 102 d of the first silicon carbide semiconductor layer 102.
- the impurity concentration of the JFET region 102j may be the same as the impurity concentration of the region other than the JFET region 102j in the drift region 102d. Alternatively, the impurity concentration may be made higher than other regions of the drift region 102d in order to reduce the resistance in the JFET region 102j.
- Such a JFET region 102j can be formed, for example, by introducing a first conductivity type impurity (here, n-type) into a predetermined region of the drift region 102d by ion implantation or the like.
- a first conductivity type impurity here, n-type
- the concentration of the JFET region 102j is, for example, 1 ⁇ 10 17 cm ⁇ 3 .
- a second conductivity type second silicon carbide semiconductor layer 106 may be provided in contact with at least part of the body region 103 and the impurity region 104, respectively. More preferably, second silicon carbide semiconductor layer 106 is electrically connected to impurity region 104 and drift region 102d (JFET region 102j), and is disposed on first body region 103a.
- the second silicon carbide semiconductor layer 106 is formed by epitaxial growth.
- Second silicon carbide semiconductor layer 106 includes a channel region 106c in a region in contact with first body region 103a.
- the length of the channel region 106c corresponds to the length L indicated by the bidirectional arrow shown in FIG. That is, the “channel length” of the MISFET is defined by the horizontal size of the upper surface (surface in contact with the second silicon carbide semiconductor layer 106) of the first body region 103a in the drawing.
- a gate insulating film 107 is disposed on the second silicon carbide semiconductor layer 106.
- a gate electrode 108 is disposed on the gate insulating film 107.
- the gate electrode 108 is located at least above the channel region 106c. Note that the gate insulating film 107 may be provided in contact with the first silicon carbide semiconductor layer 102 without forming the second silicon carbide semiconductor layer 106. In this case, a channel (inversion channel) is formed on the surface portion of the first body region 103a.
- An interlayer insulating film 111 is disposed so as to cover the gate electrode 108, and an upper wiring electrode 112 is provided on the interlayer insulating film 111.
- the upper wiring electrode 112 is connected to the first ohmic electrode 109 through a contact hole 111 c provided in the interlayer insulating film 111.
- a second ohmic electrode 110 is disposed on the back surface of the semiconductor substrate 101.
- a back wiring electrode 113 may be further disposed on the second ohmic electrode 110.
- the unit cell 100u of the semiconductor element 100 has, for example, a square shape.
- the unit cell 100u may have a rectangular shape, a rectangular shape other than a quadrangular shape, or a polygonal shape.
- FIG. 4A shows a cross-sectional structure when the unit cells 100u are arranged in parallel.
- the unit cells 100u are two-dimensionally arranged in the x and y directions, for example, and the arrangement in the y direction may be alternately shifted by 1 ⁇ 2. , They may be aligned as shown in FIG.
- the unit cells 100u have a shape that is long in one direction, they may be arranged in parallel as shown in FIG.
- a plurality of unit cells 100u arranged in this manner constitute a unit cell region 100ul of a semiconductor element.
- a termination region 100f and a diode region 115d are arranged around the unit cell region 100ul.
- the basic configuration of these areas is the same as that shown in FIG. 1B, but is shown more specifically here. However, details of the same symbols are omitted to avoid duplication.
- a second conductivity type region 103d including a second conductivity type high concentration region 103ad and a second conductivity type low concentration region 103bd is disposed in the diode region 115d.
- a second conductivity type contact region 105 is disposed in the second conductivity type region 103d.
- the contact region 105 is electrically connected to at least the high concentration region 103ad.
- the second conductivity type high concentration region 103ad and the second conductivity type low concentration region 103bd are substantially the same impurity concentration in the depth direction as the first body region 103a and the second body region 103b, respectively. Has a profile.
- the first ohmic electrode 109 is in contact with the high concentration region 103ad and the contact region 105 in the second conductivity type region 103d.
- the contact region 105 is not necessarily required when the dopant concentration of the high concentration region 103ad is sufficiently high.
- a contact trench may be provided in the high concentration region 103ad, and the first ohmic electrode 109 may be formed in the trench so that the high concentration region 103ad and the first ohmic electrode 109 are in direct contact with each other.
- the second silicon carbide semiconductor layer 106, the gate insulating film 107, and the gate electrode 108 formed in the unit cell region 100ul may be extended to a part of the diode region 115d.
- the source region is not disposed in the second conductivity type region 103d.
- the portion located on the terminal region 100f side in the body region 103 of the peripheral cell may function as the second conductivity type region 103d.
- the source region 104 is arranged only in a portion located on the unit cell region 100ul side in the body region 103 of the peripheral cell.
- the second conductivity type region 103 d is in contact with the first ohmic electrode 109 in the opening formed in the interlayer insulating film 111.
- the first ohmic electrode 109 is connected to the upper wiring electrode 112. Therefore, the second conductivity type region 103d is electrically connected to the unit cell region 100ul in parallel by the upper wiring electrode 112.
- the diode region 115d is preferably formed using the structure of each unit cell 100u in the unit cell region 100ul.
- the diode region 115d may have the same configuration as that of the unit cell 100u, for example, except that the second silicon carbide semiconductor layer 106, the impurity region 104, and the like are not included. That is, the region corresponding to the body region 103 of the unit cell 100u is the second conductivity type region 103d.
- the p-type layer disposed in the unit cell region 100ul may be formed by extending to the diode region 115d.
- each of the regions 103ad and 103bd of the second conductivity type region 103d is not particularly limited, but the thickness of the high concentration region 103ad is, for example, 15 nm or more, and the thickness of the low concentration region 103bd is, for example, 100 nm or more. preferable. Thereby, the electric field concentration generated at the corner of the bottom of the second conductivity type region 103d can be more reliably mitigated.
- the ring region 103f (high concentration ring region 103af) is covered with an interlayer insulating film 111.
- the first conductivity type stopper region 104f, the upper wiring 112f, and the stopper region 104f and the upper wiring 112f that suppress the depletion layer due to the pn junction from reaching the chip end are electrically connected.
- a contact electrode 109f to be connected may be disposed.
- the upper wiring 112f and the contact electrode 109f are provided in the opening of the interlayer insulating film 111.
- the upper wiring electrode 112 and the upper wiring 112f are not in direct contact. Note that the upper wiring electrode 112 and the upper wiring 112f may be formed using the same conductive film.
- the stopper region 104f may be an n + type region having the same impurity concentration as the source region 104.
- a passivation film 114 is provided so as to cover the entire upper wiring 112f and a part of the upper wiring electrode 112.
- the passivation film 114 may cover at least a part of the unit cell 100u on the unit cell region 100ul.
- the back surface wiring electrode 113 may be disposed on the second ohmic electrode 110.
- (a1) to (a3) are process cross-sectional views of the unit cell region 100ul
- (b1) to (b3) are process cross-sectional views of the termination region 100f, respectively. This corresponds to the step shown in (a1).
- the semiconductor substrate 101 is prepared.
- the semiconductor substrate 101 is, for example, an n-type 4H—SiC offcut substrate having a low resistance (resistivity 0.02 ⁇ cm).
- a high-resistance first silicon carbide semiconductor layer 102 is epitaxially grown on a semiconductor substrate 101.
- a buffer layer made of SiC having a high impurity concentration may be deposited on the semiconductor substrate 101.
- the buffer layer is not shown for simplicity.
- the impurity concentration of the buffer layer is, for example, 1 ⁇ 10 18 cm ⁇ 3 and the thickness is 1 ⁇ m.
- the first silicon carbide semiconductor layer 102 is made of, for example, n-type 4H—SiC, and has an impurity concentration and a film thickness of, for example, 1 ⁇ 10 16 cm ⁇ 3 and 10 ⁇ m, respectively.
- a mask 201 made of, for example, SiO 2 is formed on the first silicon carbide semiconductor layer 102.
- Al ions are implanted into portions of the first silicon carbide semiconductor layer 102 where the body region, the diode region, and the ring region are to be formed.
- first body implantation region 103a ′ formed at a high concentration in a shallow region of first silicon carbide semiconductor layer 102 and first region in a region deeper than first body implantation region 103a ′
- a second body implantation region 103b ′ formed at a lower concentration than the body implantation region 103a ′ is formed.
- the termination region 100f includes a high-concentration ring implantation region 103af ′ and a low-concentration ring implantation region 103bf ′ that later become the ring region 103f, and a high-concentration implantation region 103ad ′ and a low concentration that later become the second conductivity type region 103d.
- the implantation region 103bd ′ is formed at the same time. Therefore, as described above, it is possible to form a ring region capable of suppressing the breakdown voltage degradation in the termination region 100f. Further, the process can be simplified by simultaneously performing the ion implantation for forming such a ring region and the ion implantation for forming the body region.
- the first body implantation region 103a 'and the second body implantation region 103b' become the first body region 103a and the second body region 103b, respectively, by activating the implanted ions.
- a region other than the first body region 103 a and the second body region 103 b becomes the drift region 102 d.
- the implantation profile of the body region 103 at this time may be the same as the profile shown in FIG. 2, for example.
- the mask 201 is used to form the high-concentration regions 103a ′, 103ad ′, and 103af ′ and the low-concentration regions 103b ′, 103bd ′, and 103bf ′.
- This also simplifies the process here.
- the outline of the high concentration region and the outline of the low concentration region are substantially the same because the same mask 201 is used. Therefore, it is possible to keep the interval of the body region 103 between adjacent unit cells small.
- the interval between the body regions 103 can be set to a desired value (for example, 1 ⁇ m).
- the termination structure As in the JTE structure, it is extremely difficult to form the unit cell and the termination region simultaneously as shown here, or to form them with high accuracy.
- the high-concentration region and the low-concentration region are formed by different processes, mask rearrangement, mask shape change, etc. are involved, and the body region interval (the width of the subsequent JFET region) is set to a desired value. Cannot be set to.
- the first body implantation region 103a 'and the second body implantation region 103b' are formed by different processes using different masks, there is a possibility that an implantation shift occurs in a direction parallel to the substrate surface.
- the interval between the adjacent ring regions 103f can be reduced.
- the area required for the region 100f can be reduced, and the chip area can be suppressed.
- the area required for the diode region 115d can be reduced.
- a mask 202 is deposited on the entire surface so as to cover the mask 201.
- a resist is patterned to cover the termination region, the diode region, and a region where a contact region will be formed later, and a resist mask 203 is formed.
- the mask 201 and the mask 202 are preferably formed using a material that can have a selection ratio in a dry etching process.
- the material of the mask 201 may be SiO 2 and the material of the mask 202 may be polysilicon.
- the first silicon carbide semiconductor layer 102 is covered with both the masks 201 and 202 and the sidewall 202 ′.
- N ions are doped in the non-existing portion to form the source implantation region 104 ′.
- ion implantation conditions such as implantation energy and dose are selected so that an n-type region having an impurity concentration of about 5 ⁇ 10 19 cm ⁇ 3 is formed with a thickness of about 200 to 300 nm. To do.
- the source injection region 104 ′ is formed inside the first body injection region 103a ′.
- the width of the portion corresponding to the channel of the MISFET that is, the distance L ′ that defines the gate length L later in FIG. 6 (a3) can be accurately controlled.
- the distance L or L ′ is defined by the width of the sidewall 202 ′ and is, for example, about 0.5 ⁇ m.
- a source is accurately formed in the first silicon carbide semiconductor layer 102 using a self-alignment process as shown in FIG. It is preferable to form implantation region 104 ′ and body implantation region 103 ′. If the source injection region 104 ′ and the body injection region 103 ′ are formed without using the self-alignment process as described above, for example, misalignment may occur in the unit cell, and a predetermined gate length L may not be obtained. . In some cases, the gate length L becomes too small due to misalignment, and the channel of the transistor may be short-circuited.
- the gate length L may be set sufficiently large in consideration of misalignment of the mask. However, if the gate length L is made sufficiently large, the channel resistance of the transistor increases, and as a result, there is a concern that the on-resistance increases. Therefore, here, it is preferable to apply a self-alignment process to the formation of the masks 201 and 202 for forming the source region.
- a new mask 204 is formed on the first silicon carbide semiconductor layer 102.
- the mask 204 has an opening on a region where a stopper region in the termination region is to be formed.
- N ions are implanted into the first silicon carbide semiconductor layer 102, thereby forming the stopper implantation region 104f '.
- the implantation conditions at this time may be the same as the conditions for forming the source implantation region 104 ', for example.
- the mask 204 is removed, and a new mask 205 is formed on the first silicon carbide semiconductor layer 102 as shown in FIGS. 7 (a2) and (b2).
- the mask 205 has an opening on a region where a contact region is to be formed.
- Al ions are implanted into the first silicon carbide semiconductor layer 102 to form a contact implantation region 105 ′.
- contact injection regions 105 ′ are formed in the interior of the rear body region and the rear diode region, respectively.
- the implantation conditions at this time can be selected, for example, so that the dopant concentration is about 1 ⁇ 10 20 cm ⁇ 3 and the depth is about 400 nm.
- the contact implantation region 105 ′ is formed in the first body implantation region 103a ′, but preferably reaches the second body implantation region 103b ′ as shown. That is, the contact implantation region 105 ′ is preferably in contact with the first body implantation region 103a ′ at the upper portion of the side surface and the second body implantation region 103b ′ at the lower and bottom surfaces of the side surface. Thereafter, the mask 205 is removed.
- a mask 206 having an opening on a region to be a JFET region is formed on the first silicon carbide semiconductor layer 102 as necessary, and drift is achieved.
- N ions are implanted into the region 102d to form a JFET implantation region 102j ′.
- the dopant concentration of the JFET implantation region 102j ′ is, for example, about 1 ⁇ 10 17 cm ⁇ 3 and the implantation depth is, for example, about 0.6 to 1 ⁇ m.
- the implantation region forming step by ion implantation described so far is preferably performed by heating the semiconductor substrate 101 to 200 ° C. or higher.
- the mask 206 is removed. Subsequently, activation annealing is performed at a high temperature of about 1600 to 1900.
- activation annealing is performed at a high temperature of about 1600 to 1900.
- the first A first body region 103a, a second body region 103b, a high concentration region 103ad, a low concentration region 103bd, a high concentration ring region 103af, a low concentration ring region 103bf, an impurity region 104, a contact region 105, and a stopper region 104f are formed.
- first silicon carbide semiconductor layer 102 the surface where the implantation region is formed
- a carbon film (not shown) on the surface of first silicon carbide semiconductor layer 102 (the surface where the implantation region is formed) and perform activation annealing in that state. Thereby, surface roughness of first silicon carbide semiconductor layer 102 due to activation annealing can be suppressed.
- first silicon carbide semiconductor layer 102 may be slightly oxidized and cleaned by removing the obtained thermal oxide film (thickness: about 15 nm, for example).
- a second silicon carbide layer is formed on the entire surface of first silicon carbide semiconductor layer 102 including first body region 103a, impurity region 104, and contact region 105.
- a second silicon carbide semiconductor layer 106 ′ to be a semiconductor layer (channel layer) is epitaxially grown.
- the thickness of the second silicon carbide semiconductor layer 106 ′ is set so that the impurity concentration N (cm ⁇ 3 ) and the thickness d (nm) of the second silicon carbide semiconductor layer later satisfy the following conditions, for example. The thickness and impurity concentration are appropriately adjusted.
- the thickness d ′ of the second silicon carbide semiconductor layer 106 ′ is d + d 0 with respect to the thickness d of the second silicon carbide semiconductor layer later.
- d0 represents a film reduction amount of the second silicon carbide semiconductor layer by thermal oxidation or the like, which will be described later.
- the thickness reduction d0 is 50 nm
- the thickness d ′ of the second silicon carbide semiconductor layer 106 ′ is 80 nm.
- a predetermined portion of the second silicon carbide semiconductor layer 106 ' is removed by dry etching to obtain the second silicon carbide semiconductor layer 106.
- portions of the second silicon carbide semiconductor layer 106 ′ located in the termination region and the diode region are removed.
- gate insulating film 107 is formed on the surface of second silicon carbide semiconductor layer 106 by, for example, thermal oxidation.
- a gate electrode 108 is formed on a desired region of the gate insulating film 107.
- the gate insulating film 107 is formed in consideration of the thickness lost by the thermal oxidation.
- the thickness of the second silicon carbide semiconductor layer 106 ′ (FIG. 8 (b1)) is adjusted so that the thickness of the subsequent second silicon carbide semiconductor layer 106 becomes the thickness d.
- the thickness of the second silicon carbide semiconductor layer 106 ′ is set to be about 50 nm larger than the thickness d, the cleaning process of the second silicon carbide semiconductor layer 106 performed before the gate insulating film 107 is formed.
- the thickness of second silicon carbide semiconductor layer 106 obtained after the gate insulating film 107 formation step is approximately the same as predetermined thickness d.
- gate electrode 108 for example, a polycrystalline silicon film doped with phosphorus of about 7 ⁇ 10 20 cm ⁇ 3 is deposited on the gate insulating film 107, and the polycrystalline silicon film is dry-etched using a mask (not shown). Can be formed.
- the thickness of the polycrystalline silicon film is, for example, about 500 nm.
- Gate electrode 108 is disposed so as to cover at least a portion to be a channel in second silicon carbide semiconductor layer 106.
- the source region 104 and the body region 103 are formed by using the self-alignment process shown in FIG. 6A2, and the second silicon carbide semiconductor layer 106 to be a channel layer is formed thereon, the MISFET The portion to be a channel is formed with good control.
- the self-alignment process for the body region cannot be applied. There is concern about an increase in on-resistance. Therefore, it is preferable to form second silicon carbide semiconductor layer 106 on source region 104 and body region 103 formed by a self-alignment process.
- an interlayer insulating film 111 is deposited by, for example, a CVD method so as to cover the surface of the gate electrode 108 and the surface of the first silicon carbide semiconductor layer 102.
- the interlayer insulating film 111 is formed using, for example, SiO 2 .
- the thickness of the interlayer insulating film 111 is, for example, 1 ⁇ m.
- a part of the surface of the impurity region 104 and the surface of the contact region 105 are formed on the interlayer insulating film 111, the gate insulating film 107, and the second silicon carbide semiconductor layer 106 by dry etching using a mask (not shown).
- a contact hole 111A exposing the surface of the high concentration region 103ad and a contact hole 111B exposing the surface of the contact region 105, and a contact hole 111C exposing a portion of the surface of the stopper region 104f.
- the first ohmic electrode 109 is formed in the contact holes 111A and 111B, and the contact electrode 109f is formed in the contact hole 111C. Further, the second ohmic electrode 110 is formed on the surface (back surface) opposite to the main surface of the semiconductor substrate 101.
- a metal film such as a nickel film having a thickness of about 100 nm is formed in the interlayer insulating film 111 and the contact holes 111A, 111B, and 111B.
- a heat treatment is performed, for example, at a temperature of 950 ° C. for 5 minutes in an inert atmosphere to cause the metal film (here, nickel film) to react with the silicon carbide surface.
- the nickel film on interlayer insulating film 111 and nickel that has not reacted with silicon carbide in contact holes 111A, 111B, and 111C are removed.
- a first ohmic electrode 109 made of metal silicide (here, nickel silicide) is formed in the contact holes 111A and 111B.
- a contact electrode 109f made of nickel silicide is formed in the contact hole 111C.
- the second ohmic electrode 110 can be similarly formed by depositing, for example, a nickel film on the entire back surface of the semiconductor substrate 101 and reacting with the silicon carbide surface of the semiconductor substrate 101 by heat treatment. Note that before performing the heat treatment for forming the first ohmic electrode, a metal film may be formed on the back surface of the semiconductor substrate 101 and the heat treatment for forming the first ohmic electrode and the second ohmic electrode may be performed simultaneously.
- a conductive film (eg, an aluminum film) having a thickness of, for example, about 4 ⁇ m is deposited on the interlayer insulating film 111 and in the contact holes 111A, 111B, and 111C, and etched into a desired pattern.
- the upper wiring electrode 112 is formed on the interlayer insulating film 111 and in the contact holes 111A and 111B, and on the interlayer insulating film 111 and the contact hole 111C.
- Upper wiring 112f is formed.
- the passivation film 114 may be formed so as to cover the exposed portion of the interlayer insulating film 111, the upper wiring electrode 112, and the upper wiring 112f.
- the passivation film 114 is provided on the termination region 100f and the diode region 115d.
- the passivation film 114 is, for example, a SiN film, and the thickness thereof is, for example, about 1.5 ⁇ m.
- a gate wiring (or gate pad) electrically connected to the gate electrode 108 is formed in another region at the chip end.
- a back surface wiring electrode 113 for die bonding may be formed on the back surface of the second ohmic electrode 110.
- the backside wiring electrode 113 may be a laminated film in which, for example, a Ti film, a Ni film, and an Ag film are laminated in this order from the second ohmic electrode 110 side. In this case, the Ti film is in contact with the second ohmic electrode 110. In this way, the semiconductor element 100 shown in FIG. 3 is obtained.
- the semiconductor element 100 of this embodiment includes a ring region 103f having a high concentration ring region 103af and a low concentration ring region 103bf in the termination region 100f. Therefore, it is possible to suppress a decrease in breakdown voltage as compared with the conventional semiconductor element 1000 (FIG. 12) provided with the ring region 1030f having a substantially uniform concentration distribution. Further, according to the method described above with reference to FIGS. 5 to 9, when the high concentration ring region 103af and the low concentration ring region 103bf are formed, the first body region 103a and the second body region 103b in the unit cell region The high concentration region 103ad and the low concentration region 103bd in the diode region are formed simultaneously.
- the high-concentration ring region 103af and the low-concentration ring region 103bf are formed simultaneously with at least one of the first body region 103a and the second body region 103b and the high-concentration region 103ad and the low-concentration region 103bd. This simplifies the effect.
- the high-concentration region and the low-concentration region are continuously formed using the same mask, so that the high-concentration region and the high-concentration region are viewed from the normal direction of the main surface of the semiconductor substrate 101.
- a low concentration region can be formed in the same region. Accordingly, it is not necessary to design a large gap between the ring regions 103f in consideration of pattern misalignment when the high concentration ring region 103af and the low concentration ring region 103bf are formed by different processes. Can be reduced. Further, it is possible to avoid the problem that the JFET region (interval between adjacent body regions) becomes narrow due to the pattern misalignment when the first body region 103a and the second body region 103b are formed by different processes. As a result, an increase in on-resistance of the MISFET due to the narrowing of the JFET region can be suppressed.
- the corner of the bottom of the body region 1030 is similar to the ring region 1030f. Electric field concentration occurs in the portion 3000, and a desired breakdown voltage may not be obtained.
- the dopant concentration of the body region 1030 is substantially constant in the depth direction, and the depth of the body region 1030 is 0.6 ⁇ m.
- the concentration of the drift region 1020d is 1 ⁇ 10 16 cm ⁇ 3 .
- the breakdown voltage in the unit cell region when the average dopant concentration in the body region 1030 is 2 ⁇ 10 18 cm ⁇ 3 is 262 V larger than the breakdown voltage in the case of 2 ⁇ 10 19 cm ⁇ 3 . From this result, it was found that the higher the concentration of the body region 1030, the greater the electric field concentration and the lower the breakdown voltage.
- the average dopant in the body region 1030 in the conventional semiconductor element 1000 is shown. It was confirmed that the breakdown voltage deterioration can be suppressed by about 16 V compared to the case where the concentration is set to 2 ⁇ 10 18 cm ⁇ 3 .
- the dopant concentration of the high concentration region 103ad and the high concentration ring region 103af is 2 ⁇ 10 19 cm ⁇ 3
- the dopant concentration of the low concentration region 103bd and the low concentration ring region 103bf is about 2 ⁇ 10 18 cm ⁇ . 3
- the breakdown voltage of the termination structure having the second conductivity type region 103d and the ring region 103f was obtained.
- the breakdown voltage of the termination structure having the p-type region 1030d and the ring region 1030f having a substantially uniform concentration distribution in the depth direction was obtained.
- the dopant concentration of the p-type region 1030d and the ring region 1030f was about 2 ⁇ 10 18 cm ⁇ 3 .
- the second conductivity type region 103d of the example and the p type region 1030d of the comparative example have the same appearance such as depth and width.
- the depth, width, and number of the ring regions 103f and 1030f in the example and the comparative example are the same.
- FIG. 10 is a graph showing the cumulative frequency distribution of the device breakdown voltage by the termination structures (pn junction diodes) of the example and the comparative example. From this graph, when the dopant concentration of the diode region and the ring region is increased at the upper part (shallow portion) (Example), the device having a higher breakdown voltage than when the diode region and the entire ring region have the same dopant concentration (Comparative Example) It became clear that can be realized. When compared with the median value, the device breakdown voltage obtained by the termination structure of the comparative example is 671 V, whereas the device breakdown voltage of 728 V is obtained by the termination structure of the example.
- the device breakdown voltage is suppressed by including the body region 103 having the first body region 103a and the second body region 103b having different concentrations. Furthermore, the following effects can be obtained by independently controlling the dopant concentrations of the upper and lower layers of the body region 103.
- the threshold voltage Vth of the transistor is positive (that is, no threshold).
- the first ohmic electrode (source electrode) 109 It is possible to operate as a diode for passing current to the second ohmic electrode (drain electrode) 110 through the second silicon carbide semiconductor layer 106 (channel layer).
- the average dopant concentration of the first body region 103a is 2 ⁇ 10 19 cm ⁇ 3
- the impurity concentration and film thickness of the second silicon carbide semiconductor layer 106 are 2.3 ⁇ 10 18 cm ⁇ 3 and 30 nm, respectively
- the gate insulating film 107 The film thickness is set to 70 nm.
- the voltage between the two ohmic electrodes (drains) 110 can be set to about 0.5 V, for example, which is clearly different from a pn diode (the rising voltage is about 2.5 V) constituted by the body region 103 and the drift region 102d. Has current-voltage characteristics. As described above, when the semiconductor element 100 is operated as a diode, the diode is referred to as a “channel diode” for convenience.
- the potential of the second ohmic electrode D based on the potential of the first ohmic electrode S is Vds
- the potential of the gate electrode G based on the potential of the first ohmic electrode S is Vgs
- the second ohmic electrode The direction of current flowing from D to the first ohmic electrode S is defined as “forward direction”
- the direction of current flowing from the first ohmic electrode S to the second ohmic electrode D is defined as “reverse direction”.
- the unit of potential and voltage is volt (V).
- the second body region 103b that affects the device breakdown voltage and the first body region 103a that affects the threshold voltage Vth of the transistor and the rising voltage Vf0 of the channel diode can be controlled independently. it can. Therefore, the channel diode can be used as a free-wheeling diode that is connected in reverse parallel to the transistor in the inverter circuit, and a semiconductor element having high breakdown voltage and reliability can be realized. While maintaining the element breakdown voltage, the rising voltage
- the average impurity concentration of the second body region 103b smaller than the average impurity concentration of the first body region 103a. If the rising voltage of the channel diode is designed to be 1V or less, it is possible to replace the Schottky diode made of SiC, which is a candidate for the freewheeling diode, and if the rising voltage of the channel diode is designed to be 0.6V or less, it is fast made of Si. A recovery diode can be substituted. That is, without using these freewheeling diodes, only the semiconductor element 100 can have the function of a freewheeling diode.
- a large current can be obtained without substantially flowing a current through a body diode having a pn junction constituted by the body region 103 and the drift region 102d.
- a large current continues to flow through the pn junction, defects in SiC grow to increase the on-resistance of the semiconductor element and the resistance of the body diode.
- the body diode can have a diode function with almost no current flowing, crystal defects do not increase, and high reliability can be maintained.
- the threshold voltage Vth of the forward current is preferably 2V or more.
- a semiconductor element generally used in an inverter circuit which is a power circuit is preferably normally off (Vth> 0 V). This is because even if the gate control circuit fails for some reason and the gate voltage becomes 0V, the drain current can be cut off, which is safe. Further, the threshold voltage of the MISFET decreases as the temperature rises. For example, in the case of a SiC-MISFET, there is a case where the temperature is lowered by about 1 V with a temperature rise of 100 ° C.
- the noise margin is 1 V so that the gate is not turned on by noise, it is preferable to set Vth at room temperature to 2 V (1 V + 1 V) or more.
- the threshold voltage is too high, the gate voltage when the transistor is turned on also increases accordingly, and there are more restrictions on the power source that generates the gate voltage. Therefore, the threshold voltage is practically set to 8 V or less. It is preferable.
- FIG. 11 shows the threshold voltage of the transistor when the dopant concentration (here, the dopant concentration of the first body region 103a) of the body region 103 in contact with the second silicon carbide semiconductor layer 106 (channel layer) is changed. Vth and the rising voltage Vf0 of the channel diode are shown. When the dopant concentration in the first body region 103a is changed, the threshold voltage Vth also changes. Here, the threshold voltage Vth is set to about 3 V by appropriately changing the dopant concentration in the second silicon carbide semiconductor layer 106. Is set.
- the dopant concentration of the first body region 103a should be as high as possible in order to keep the rising voltage Vf0 of the channel diode small while maintaining the threshold voltage Vth of the transistor.
- the present embodiment it is possible to independently control the element breakdown voltage, the rising voltage of the built-in diode, and the threshold voltage of the transistor.
- the threshold voltage Vth of the semiconductor element 100 is kept constant by adjusting the impurity concentration and thickness of the second silicon carbide semiconductor layer 106 while changing the impurity concentration of the first body region 103a.
- the absolute voltage at which the current starts to flow is maintained. It is preferable to perform a step of controlling the value and select the impurity concentration and thickness of each region.
- Silicon carbide may be a polytype other than 4H—SiC (6H—SiC, 3C—SiC, 15R—SiC, etc.).
- the main surface of the semiconductor substrate 101 is a main surface that is off-cut from the (0001) plane, but other surfaces ((11-20) plane, (1-100) plane, (000 ⁇ 1) surface) and these off-cut surfaces may be used.
- the semiconductor element 100 may have a heterojunction.
- a Si substrate may be used as the semiconductor substrate 101, and a silicon carbide semiconductor layer (3C—SiC) may be formed on the Si substrate as the first silicon carbide semiconductor layer 102.
- the present invention it is possible to provide a silicon carbide semiconductor element capable of suppressing a breakdown voltage failure in the termination region. Further, it is possible to provide a method for manufacturing a semiconductor element that can suppress an increase in on-resistance and that can be easily processed. Therefore, the present invention can be applied to various semiconductor devices using silicon carbide, and can be suitably used particularly for power semiconductor devices used as switching elements such as inverter circuits.
- 100 semiconductor element 100ul unit cell region 100f termination region 101 semiconductor substrate 102 first silicon carbide semiconductor layer 102d drift region 102j JFET region 103 body region 103a first body region 103b second body region 103f ring region 103af high concentration ring region 103bf low concentration Ring region 103d Diode region 103ad High concentration region 103bd Low concentration region 104 Impurity region (source region) 105 Contact region 106 Second silicon carbide semiconductor layer (channel layer) 107 Gate insulating film 108 Gate electrode 109 First ohmic electrode (source electrode) 110 Second ohmic electrode (drain electrode) 111 Interlayer insulating film 112 Upper wiring electrode 113 Back wiring electrode 115d Diode region
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- High Energy & Nuclear Physics (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Electrodes Of Semiconductors (AREA)
- Junction Field-Effect Transistors (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Recrystallisation Techniques (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
Description
30keV:3.0×1013cm-2
70keV:6.0×1013cm-2
150keV:1.5×1014cm-2
350keV:4.0×1013cm-2
N=2×1018
d=30
さらに、発明者による検討の結果、半導体素子100のように、終端領域100fに高濃度リング領域103afと低濃度リング領域103bfとを形成する際に、同時に、第1ボディ領域103aと第2ボディ領域103bとを形成すると、ユニットセル領域100ulにおける耐圧劣化も抑制できることが明らかとなった。
さらに、本発明者は、第2導電型領域103dおよびリング領域103fとドリフト領域102dとによって構成されるpn接合ダイオードによる素子耐圧劣化抑制効果を具体的に検討したので、以下に説明する。
100ul ユニットセル領域
100f 終端領域
101 半導体基板
102 第1炭化珪素半導体層
102d ドリフト領域
102j JFET領域
103 ボディ領域
103a 第1ボディ領域
103b 第2ボディ領域
103f リング領域
103af 高濃度リング領域
103bf 低濃度リング領域
103d ダイオード領域
103ad 高濃度領域
103bd 低濃度領域
104 不純物領域(ソース領域)
105 コンタクト領域
106 第2炭化珪素半導体層(チャネル層)
107 ゲート絶縁膜
108 ゲート電極
109 第1オーミック電極(ソース電極)
110 第2オーミック電極(ドレイン電極)
111 層間絶縁膜
112 上部配線電極
113 裏面配線電極
115d ダイオード領域
Claims (21)
- 基板と、前記基板の主面上に位置し、第1導電型のドリフト領域を含む第1炭化珪素半導体層とを備えた半導体素子であって、
前記基板の前記主面の法線方向から見て、ユニットセル領域と、前記ユニットセル領域と前記半導体素子の端部との間に位置する終端領域とを含み、
前記終端領域は、前記第1炭化珪素半導体層に、前記ドリフト領域と接するように配置された第2導電型のリング領域を有し、
前記リング領域は、前記第1炭化珪素半導体層の表面に接する高濃度リング領域と、前記高濃度リング領域よりも低い濃度で第2導電型の不純物を含み、底面で前記第1炭化珪素半導体層に接する低濃度リング領域とを含んでおり、
前記高濃度リング領域の側面は、前記ドリフト領域と接し、
前記半導体基板の前記主面の法線方向から見て、前記高濃度リング領域と前記低濃度リング領域とは同一の輪郭を有している半導体素子。 - 前記高濃度リング領域の平均不純物濃度は、前記低濃度不純物領域の平均不純物濃度の2倍以上である請求項1に記載の半導体素子。
- 前記高濃度リング領域における前記基板の前記主面の法線に沿った厚さは15nm以上であり、前記低濃度リング領域における前記基板の前記主面の法線に沿った厚さは100nm以上である請求項1または2に記載の半導体素子。
- 前記基板の前記主面の法線方向から見て、前記ユニットセル領域と前記終端領域との間に位置するダイオード領域をさらに含み、
前記ダイオード領域は、前記第1炭化珪素半導体層に、前記ドリフト領域と接するように配置された第2導電型領域を有し、
前記第2導電型領域は、前記第1炭化珪素半導体層の表面に接する高濃度領域と、前記高濃度領域よりも低い濃度で第2導電型の不純物を含み、底面で前記ドリフト領域に接する低濃度領域とを含んでおり、
前記半導体基板の前記主面の法線方向から見て、前記高濃度領域と前記低濃度領域とは同一の輪郭を有している請求項1から3のいずれかに記載の半導体素子。 - 前記高濃度領域の平均不純物濃度は、前記低濃度領域の平均不純物濃度の2倍以上である請求項4に記載の半導体素子。
- 前記高濃度領域における前記基板の前記主面の法線に沿った厚さは15nm以上であり、前記低濃度領域における前記基板の前記主面の法線に沿った厚さは100nm以上である請求項4または5に記載の半導体素子。
- 前記リング領域の深さ方向における不純物濃度プロファイルと、前記第2導電型領域の深さ方向における不純物濃度プロファイルとは略等しい請求項4から6のいずれかに記載の半導体素子。
- 前記ユニットセル領域は、複数のユニットセルを含んでおり、
各ユニットセルは、
前記第1炭化珪素半導体層内において、前記ドリフト領域に隣接して配置された第2導電型のボディ領域と、
前記ボディ領域内に位置する第1導電型の不純物領域と、
前記第1炭化珪素半導体層の上に配置されたゲート絶縁膜と、
前記ゲート絶縁膜の上に配置されたゲート電極と、
前記不純物領域と電気的に接続された第1オーミック電極と、
前記基板の前記主面と反対側の面に設けられた第2オーミック電極と
をさらに備える請求項1から7のいずれかに記載の半導体素子。 - 前記各ユニットセルは、前記第1炭化珪素半導体層上に、前記ボディ領域の少なくとも一部および前記不純物領域の少なくとも一部にそれぞれ接して配置された第1導電型の第2炭化珪素半導体層をさらに備える請求項8に記載の半導体素子。
- 前記ボディ領域は、
前記第1炭化珪素半導体層の表面に接する第1ボディ領域と、
前記第1ボディ領域よりも低い濃度で第2導電型の不純物を含み、底面で前記第1炭化珪素半導体層に接する第2ボディ領域と
を含む請求項8または9に記載の半導体素子。 - 前記ボディ領域の深さ方向における不純物濃度プロファイルと、前記リング領域の深さ方向における不純物濃度プロファイルとは略等しい請求項10に記載の半導体素子。
- 前記基板の前記主面の法線方向から見て、前記第1ボディ領域と前記第2ボディ領域とは同一の輪郭を有している請求項10または11に記載の半導体素子。
- 前記高濃度リング領域および前記低濃度リング領域は、同一の注入マスクを用いて、前記第1炭化珪素半導体層の一部に第2導電型の不純物イオンを注入することによって形成されている請求項1から12のいずれかに記載の半導体素子。
- 前記高濃度領域および前記低濃度領域は、同一の注入マスクを用いて、前記第1炭化珪素半導体層の一部に第2導電型の不純物イオンを注入することによって形成されている請求項4から7のいずれかに記載の半導体素子。
- 前記第1ボディ領域および前記第2ボディ領域は、同一の注入マスクを用いて、前記第1炭化珪素半導体層の一部に第2導電型の不純物イオンを注入することによって形成されている請求項10から12のいずれかに記載の半導体素子。
- 請求項1から請求項12に記載の半導体素子の製造方法であって、
前記高濃度リング領域および前記低濃度リング領域を、同一の注入マスクを用いて、前記第1炭化珪素半導体層の一部に第2導電型の不純物イオンを注入することによって形成する工程を包含する半導体素子の製造方法。 - 請求項4から請求項7に記載の半導体素子の製造方法であって、
前記高濃度リング領域、前記低濃度リング領域、前記高濃度領域および前記低濃度領域を、同一の注入マスクを用いて、前記第1炭化珪素半導体層の一部に第2導電型の不純物イオンを注入することによって形成する工程を包含する半導体素子の製造方法。 - 請求項10から12のいずれかに記載の半導体素子の製造方法であって、
前記高濃度リング領域、前記低濃度リング領域、前記第1ボディ領域および前記第2ボディ領域を、同一の注入マスクを用いて、前記第1炭化珪素半導体層の一部に第2導電型の不純物イオンを注入することによって形成する工程を包含する半導体素子の製造方法。 - 請求項10から12のいずれかに記載の半導体素子の製造方法であって、
前記半導体素子は、前記ユニットセル領域と前記終端領域との間に位置するダイオード領域をさらに備え、前記ダイオード領域は、前記第1炭化珪素半導体層に、前記ドリフト領域と接するように配置された第2導電型領域を有し、前記第2導電型領域は、前記第1炭化珪素半導体層の表面に接する高濃度領域と、前記高濃度領域よりも低い濃度で第2導電型の不純物を含み、底面で前記ドリフト領域に接する低濃度領域とを含んでおり、
前記半導体素子の製造方法は、
前記高濃度リング領域、前記低濃度リング領域、前記第1ボディ領域、前記第2ボディ領域、前記高濃度領域および前記低濃度領域を、同一の注入マスクを用いて、前記第1炭化珪素半導体層の一部に第2導電型の不純物イオンを注入することによって形成する工程を包含する半導体素子の製造方法。 - 請求項10から12のいずれかに記載の半導体素子の製造方法であって、
前記半導体素子の前記第1ボディ領域の不純物濃度を変化させながら、前記第2炭化珪素半導体層の不純物濃度および厚さを調整することにより、前記半導体素子の閾値電圧を一定に保ちつつ、前記第1オーミック電極と前記ゲート電極との間の電位が等しいときに、前記第1オーミック電極から前記第2オーミック電極に向かって電流を流すときの、電流が流れ始める電圧の絶対値を制御する工程を包含する半導体素子の製造方法。 - 基板と、前記基板の主面上に位置し、第1導電型のドリフト領域を含む第1炭化珪素半導体層とを備えた半導体素子であって、
前記基板の前記主面の法線方向から見て、ユニットセル領域と、前記ユニットセル領域と前記半導体素子の端部との間に位置する終端領域とを含み、
前記終端領域は、前記第1炭化珪素半導体層に、前記ドリフト領域と接するように配置された第2導電型のリング領域を有し、
前記リング領域は、前記第1炭化珪素半導体層の表面に接する高濃度リング領域と、前記高濃度リング領域よりも低い濃度で第2導電型の不純物を含み、底面で前記第1炭化珪素半導体層に接する低濃度リング領域とを含んでおり、
前記高濃度リング領域の側面は、前記ドリフト領域と接し、
前記半導体基板の前記主面の法線方向から見て、前記高濃度リング領域と前記低濃度リング領域とは同一の輪郭を有しており、
前記ユニットセル領域は、複数のユニットセルを含んでおり、
各ユニットセルは、
前記第1炭化珪素半導体層内において、前記ドリフト領域に隣接して配置された第2導電型のボディ領域と、
前記ボディ領域内に位置する第1導電型の不純物領域と、
前記第1炭化珪素半導体層の上に配置されたゲート絶縁膜と、
前記ゲート絶縁膜の上に配置されたゲート電極と、
前記不純物領域と電気的に接続された第1オーミック電極と、
前記基板の前記主面と反対側の面に設けられた第2オーミック電極と
を備え、
前記第1ボディ領域の不純物濃度を変化させながら、前記第2炭化珪素半導体層の不純物濃度および厚さを調整することにより、前記半導体素子の閾値電圧を一定に保ちつつ、前記第1オーミック電極と前記ゲート電極との間の電位が等しいときに、前記第1オーミック電極から前記第2オーミック電極に向かって電流を流すときの、電流が流れ始める電圧の絶対値を制御することによって設計された半導体素子。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2012540686A JP5395275B2 (ja) | 2010-10-29 | 2011-10-27 | 半導体素子およびその製造方法 |
US13/878,742 US8563988B2 (en) | 2010-10-29 | 2011-10-27 | Semiconductor element and manufacturing method therefor |
CN201180051610.9A CN103180959B (zh) | 2010-10-29 | 2011-10-27 | 半导体元件及其制造方法 |
EP11835849.8A EP2620983B1 (en) | 2010-10-29 | 2011-10-27 | Semiconductor element and manufacturing method therefor |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010-243137 | 2010-10-29 | ||
JP2010243137 | 2010-10-29 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2012056705A1 true WO2012056705A1 (ja) | 2012-05-03 |
Family
ID=45993449
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2011/006020 WO2012056705A1 (ja) | 2010-10-29 | 2011-10-27 | 半導体素子およびその製造方法 |
PCT/JP2011/006019 WO2012056704A1 (ja) | 2010-10-29 | 2011-10-27 | 半導体素子および半導体装置 |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2011/006019 WO2012056704A1 (ja) | 2010-10-29 | 2011-10-27 | 半導体素子および半導体装置 |
Country Status (5)
Country | Link |
---|---|
US (2) | US8563988B2 (ja) |
EP (2) | EP2620983B1 (ja) |
JP (2) | JP5015361B2 (ja) |
CN (3) | CN102668094B (ja) |
WO (2) | WO2012056705A1 (ja) |
Cited By (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012104856A (ja) * | 2009-04-30 | 2012-05-31 | Panasonic Corp | 半導体素子、半導体装置および電力変換器 |
CN103579300A (zh) * | 2012-07-31 | 2014-02-12 | 株式会社东芝 | 半导体设备及其制造方法 |
WO2014083771A1 (ja) * | 2012-11-28 | 2014-06-05 | パナソニック株式会社 | 半導体素子及びその製造方法 |
JP2014107500A (ja) * | 2012-11-29 | 2014-06-09 | Sumitomo Electric Ind Ltd | 炭化珪素半導体装置およびその製造方法 |
JP2014157956A (ja) * | 2013-02-18 | 2014-08-28 | Mitsubishi Electric Corp | 炭化珪素半導体装置の製造方法 |
JP2016208016A (ja) * | 2015-04-15 | 2016-12-08 | パナソニックIpマネジメント株式会社 | 半導体素子およびその製造方法 |
JP2017112171A (ja) * | 2015-12-15 | 2017-06-22 | 株式会社日立製作所 | 半導体装置、パワーモジュール、電力変換装置、自動車および鉄道車両 |
US9773924B2 (en) | 2015-04-22 | 2017-09-26 | Panasonic Intellectual Property Management Co., Ltd. | Semiconductor device having barrier region and edge termination region enclosing barrier region |
US9865591B2 (en) * | 2014-05-23 | 2018-01-09 | Panasonic Intellectual Property Management Co., Ltd. | Silicon carbide semiconductor device |
WO2018135146A1 (ja) * | 2017-01-17 | 2018-07-26 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
US10134920B2 (en) | 2015-10-30 | 2018-11-20 | Mitsubishi Electric Corporation | Silicon carbide semiconductor device |
JP2020205295A (ja) * | 2019-06-14 | 2020-12-24 | 国立研究開発法人産業技術総合研究所 | 炭化珪素半導体装置 |
US11049963B2 (en) | 2017-12-19 | 2021-06-29 | Mitsubishi Electric Corporation | Silicon carbide semiconductor device and power converter |
US11508840B2 (en) | 2017-12-19 | 2022-11-22 | Mitsubishi Electric Corporation | Silicon carbide semiconductor device and power converter |
Families Citing this family (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8772788B2 (en) * | 2011-05-30 | 2014-07-08 | Panasonic Corporation | Semiconductor element and method of manufacturing thereof |
WO2013046908A1 (ja) * | 2011-09-28 | 2013-04-04 | 三菱電機株式会社 | 半導体装置 |
BR112014028253A2 (pt) * | 2012-05-17 | 2017-06-27 | Gen Electric | dispositivo semicondutor |
US8558308B1 (en) * | 2012-06-14 | 2013-10-15 | Infineon Technologies Austria Ag | Method of manufacturing a semiconductor device using a contact implant and a metallic recombination element and semiconductor |
WO2014041808A1 (ja) * | 2012-09-13 | 2014-03-20 | パナソニック株式会社 | 半導体装置 |
US9362370B2 (en) | 2012-10-30 | 2016-06-07 | Panasonic Intellectual Property Management Co., Ltd. | Silicon carbide semiconductor device having nitrogen-containing silicon alloy for ohmic contact to P-type impurity region |
US9006748B2 (en) | 2012-12-03 | 2015-04-14 | Panasonic Intellectual Property Management Co., Ltd. | Semiconductor device and method for manufacturing same |
WO2014087522A1 (ja) * | 2012-12-06 | 2014-06-12 | 三菱電機株式会社 | 半導体装置 |
KR20140076762A (ko) * | 2012-12-13 | 2014-06-23 | 삼성전기주식회사 | 전력 반도체 소자 및 그 제조 방법 |
US9142668B2 (en) | 2013-03-13 | 2015-09-22 | Cree, Inc. | Field effect transistor devices with buried well protection regions |
US9240476B2 (en) * | 2013-03-13 | 2016-01-19 | Cree, Inc. | Field effect transistor devices with buried well regions and epitaxial layers |
US10347489B2 (en) * | 2013-07-02 | 2019-07-09 | General Electric Company | Semiconductor devices and methods of manufacture |
US9768259B2 (en) * | 2013-07-26 | 2017-09-19 | Cree, Inc. | Controlled ion implantation into silicon carbide using channeling and devices fabricated using controlled ion implantation into silicon carbide using channeling |
CN103996714A (zh) * | 2014-05-09 | 2014-08-20 | 东南大学 | 一种n型碳化硅纵向金属氧化物半导体管 |
US10483389B2 (en) * | 2014-07-02 | 2019-11-19 | Hestia Power Inc. | Silicon carbide semiconductor device |
US10418476B2 (en) | 2014-07-02 | 2019-09-17 | Hestia Power Inc. | Silicon carbide semiconductor device |
US10192961B2 (en) * | 2015-02-20 | 2019-01-29 | Sumitomo Electric Industries, Ltd. | Silicon carbide semiconductor device |
US9670648B2 (en) | 2015-08-10 | 2017-06-06 | Caterpillar Inc. | Replaceable tip systems for a tine |
US9691759B2 (en) | 2015-10-01 | 2017-06-27 | Panasonic Intellectual Property Management Co., Ltd. | Semiconductor device including semiconductor substrate, silicon carbide semiconductor layer, unit cells, source, and gate |
US10374075B2 (en) | 2015-11-12 | 2019-08-06 | Mitsubishi Electric Corporation | Silicon carbide semiconductor device and manufacturing method for the same |
JP6490017B2 (ja) * | 2016-01-19 | 2019-03-27 | 三菱電機株式会社 | パワーモジュール、3相インバータシステム、およびパワーモジュールの検査方法 |
JP6926869B2 (ja) * | 2017-09-13 | 2021-08-25 | 富士電機株式会社 | 半導体装置 |
JP6782213B2 (ja) * | 2017-09-19 | 2020-11-11 | 株式会社東芝 | 半導体装置 |
JP6469795B2 (ja) * | 2017-09-21 | 2019-02-13 | アルディーテック株式会社 | 絶縁ゲート型電界効果トランジスタ |
DE112018006450T5 (de) | 2017-12-19 | 2020-09-03 | Mitsubishi Electric Corporation | Siliciumcarbid-halbleiteranordnung und leistungswandler |
JP6592119B2 (ja) * | 2018-01-25 | 2019-10-16 | 株式会社日立製作所 | 半導体スイッチング素子および炭化珪素半導体装置の製造方法 |
CN109742136A (zh) * | 2018-12-30 | 2019-05-10 | 芜湖启迪半导体有限公司 | 一种肖特基二极管结构及其制造方法 |
EP3748851B1 (en) * | 2019-06-07 | 2023-03-15 | Infineon Technologies AG | Semiconductor device and semiconductor arrangement comprising semiconductor devices |
JP7189848B2 (ja) * | 2019-08-07 | 2022-12-14 | 株式会社東芝 | 半導体装置およびその製造方法 |
US11955567B2 (en) | 2022-02-16 | 2024-04-09 | Leap Semiconductor Corp. | Wide-band gap semiconductor device and method of manufacturing the same |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2003163351A (ja) | 2001-11-27 | 2003-06-06 | Nec Kansai Ltd | 絶縁ゲート型半導体装置およびその製造方法 |
JP2004363328A (ja) * | 2003-06-04 | 2004-12-24 | Fuji Electric Device Technology Co Ltd | 半導体装置およびその製造方法 |
JP2007173705A (ja) * | 2005-12-26 | 2007-07-05 | Toyota Central Res & Dev Lab Inc | 窒化物半導体装置 |
JP2007227806A (ja) * | 2006-02-24 | 2007-09-06 | Denso Corp | 半導体装置 |
JP2008010506A (ja) * | 2006-06-27 | 2008-01-17 | Matsushita Electric Ind Co Ltd | 半導体装置 |
JP2008159927A (ja) * | 2006-12-25 | 2008-07-10 | Toyota Motor Corp | Iii族窒化物半導体装置とその製造方法 |
JP2009065185A (ja) * | 1996-05-15 | 2009-03-26 | Siliconix Inc | シンクロナス整流器或いは電圧クランプ用の3端子パワーmosfetスイッチ |
JP2009524217A (ja) | 2006-01-12 | 2009-06-25 | クリー インコーポレイテッド | 炭化ケイ素デバイス用のエッジ終端構造およびエッジ終端構造を含む炭化ケイ素デバイスの製造方法 |
JP4356767B2 (ja) | 2007-05-10 | 2009-11-04 | 株式会社デンソー | ジャンクションバリアショットキーダイオードを備えた炭化珪素半導体装置 |
JP4367508B2 (ja) | 2007-03-13 | 2009-11-18 | 株式会社デンソー | 炭化珪素半導体装置およびその製造方法 |
JP2009289904A (ja) | 2008-05-28 | 2009-12-10 | Toshiba Corp | 半導体装置 |
WO2010125819A1 (ja) * | 2009-04-30 | 2010-11-04 | パナソニック株式会社 | 半導体素子、半導体装置および電力変換器 |
WO2011141981A1 (ja) * | 2010-05-10 | 2011-11-17 | 株式会社日立製作所 | 半導体装置 |
Family Cites Families (29)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5974674A (ja) * | 1982-10-22 | 1984-04-27 | Hitachi Ltd | 絶縁ゲ−ト半導体装置とその製造法 |
JP2542448B2 (ja) * | 1990-05-24 | 1996-10-09 | シャープ株式会社 | 電界効果トランジスタおよびその製造方法 |
JPH06104564B2 (ja) | 1991-06-12 | 1994-12-21 | 工業技術院長 | 膜状層間化合物及びその製造法 |
US5233215A (en) * | 1992-06-08 | 1993-08-03 | North Carolina State University At Raleigh | Silicon carbide power MOSFET with floating field ring and floating field plate |
JPH11220127A (ja) | 1998-02-03 | 1999-08-10 | Sharp Corp | 絶縁ゲート型半導体装置及びその製造方法 |
JP2000252456A (ja) * | 1999-03-02 | 2000-09-14 | Hitachi Ltd | 半導体装置並びにそれを用いた電力変換器 |
JP4595144B2 (ja) | 1999-09-21 | 2010-12-08 | 株式会社デンソー | 炭化珪素半導体装置及びその製造方法 |
JP3484690B2 (ja) * | 1999-10-27 | 2004-01-06 | 関西日本電気株式会社 | 縦型電界効果トランジスタ |
JP4802378B2 (ja) * | 2001-03-12 | 2011-10-26 | 株式会社デンソー | 炭化珪素半導体装置の製造方法 |
JP4197400B2 (ja) | 2001-03-29 | 2008-12-17 | 三菱電機株式会社 | 炭化珪素半導体からなる半導体装置 |
JP3941641B2 (ja) * | 2002-09-18 | 2007-07-04 | 日産自動車株式会社 | 炭化珪素半導体装置の製造方法とその製造方法によって製造される炭化珪素半導体装置 |
US6940110B2 (en) * | 2002-11-29 | 2005-09-06 | Matsushita Electric Industrial Co., Ltd. | SiC-MISFET and method for fabricating the same |
JP3637052B2 (ja) * | 2002-11-29 | 2005-04-06 | 松下電器産業株式会社 | SiC−MISFET及びその製造方法 |
JP4289123B2 (ja) * | 2003-10-29 | 2009-07-01 | 富士電機デバイステクノロジー株式会社 | 半導体装置 |
JP4185157B2 (ja) * | 2005-07-25 | 2008-11-26 | 松下電器産業株式会社 | 半導体素子及び電気機器 |
JP2007066959A (ja) * | 2005-08-29 | 2007-03-15 | Mitsubishi Electric Corp | 炭化珪素半導体装置の製造方法 |
WO2007135940A1 (ja) | 2006-05-18 | 2007-11-29 | Panasonic Corporation | 半導体素子およびその製造方法 |
JP2008017237A (ja) | 2006-07-07 | 2008-01-24 | Mitsubishi Electric Corp | 電子部品およびその電子部品を用いた電力変換器 |
US7598567B2 (en) * | 2006-11-03 | 2009-10-06 | Cree, Inc. | Power switching semiconductor devices including rectifying junction-shunts |
JP4483918B2 (ja) * | 2007-09-18 | 2010-06-16 | 株式会社デンソー | 半導体装置 |
JP2009130266A (ja) * | 2007-11-27 | 2009-06-11 | Toshiba Corp | 半導体基板および半導体装置、半導体装置の製造方法 |
JP5206541B2 (ja) * | 2008-04-01 | 2013-06-12 | 株式会社デンソー | 半導体装置およびその製造方法 |
WO2009139140A1 (ja) | 2008-05-13 | 2009-11-19 | パナソニック株式会社 | 半導体素子 |
JPWO2010044226A1 (ja) | 2008-10-17 | 2012-03-15 | パナソニック株式会社 | 半導体装置およびその製造方法 |
CN102804359B (zh) * | 2009-06-11 | 2014-06-04 | 丰田自动车株式会社 | 半导体装置 |
JPWO2011013364A1 (ja) * | 2009-07-28 | 2013-01-07 | パナソニック株式会社 | 半導体素子の製造方法 |
CN102217070B (zh) * | 2009-09-03 | 2013-09-25 | 松下电器产业株式会社 | 半导体装置及其制造方法 |
JP5002693B2 (ja) * | 2010-09-06 | 2012-08-15 | 株式会社東芝 | 半導体装置 |
US8772788B2 (en) * | 2011-05-30 | 2014-07-08 | Panasonic Corporation | Semiconductor element and method of manufacturing thereof |
-
2011
- 2011-10-27 WO PCT/JP2011/006020 patent/WO2012056705A1/ja active Application Filing
- 2011-10-27 JP JP2012513790A patent/JP5015361B2/ja active Active
- 2011-10-27 US US13/878,742 patent/US8563988B2/en active Active
- 2011-10-27 JP JP2012540686A patent/JP5395275B2/ja active Active
- 2011-10-27 CN CN201180005084.2A patent/CN102668094B/zh active Active
- 2011-10-27 CN CN201180051610.9A patent/CN103180959B/zh active Active
- 2011-10-27 EP EP11835849.8A patent/EP2620983B1/en active Active
- 2011-10-27 EP EP11835848.0A patent/EP2610914B1/en active Active
- 2011-10-27 WO PCT/JP2011/006019 patent/WO2012056704A1/ja active Application Filing
- 2011-10-27 US US13/519,010 patent/US8809871B2/en active Active
- 2011-10-28 CN CN201120418814.9U patent/CN202394977U/zh not_active Expired - Lifetime
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009065185A (ja) * | 1996-05-15 | 2009-03-26 | Siliconix Inc | シンクロナス整流器或いは電圧クランプ用の3端子パワーmosfetスイッチ |
JP2003163351A (ja) | 2001-11-27 | 2003-06-06 | Nec Kansai Ltd | 絶縁ゲート型半導体装置およびその製造方法 |
JP2004363328A (ja) * | 2003-06-04 | 2004-12-24 | Fuji Electric Device Technology Co Ltd | 半導体装置およびその製造方法 |
JP2007173705A (ja) * | 2005-12-26 | 2007-07-05 | Toyota Central Res & Dev Lab Inc | 窒化物半導体装置 |
JP2009524217A (ja) | 2006-01-12 | 2009-06-25 | クリー インコーポレイテッド | 炭化ケイ素デバイス用のエッジ終端構造およびエッジ終端構造を含む炭化ケイ素デバイスの製造方法 |
JP2007227806A (ja) * | 2006-02-24 | 2007-09-06 | Denso Corp | 半導体装置 |
JP2008010506A (ja) * | 2006-06-27 | 2008-01-17 | Matsushita Electric Ind Co Ltd | 半導体装置 |
JP2008159927A (ja) * | 2006-12-25 | 2008-07-10 | Toyota Motor Corp | Iii族窒化物半導体装置とその製造方法 |
JP4367508B2 (ja) | 2007-03-13 | 2009-11-18 | 株式会社デンソー | 炭化珪素半導体装置およびその製造方法 |
JP4356767B2 (ja) | 2007-05-10 | 2009-11-04 | 株式会社デンソー | ジャンクションバリアショットキーダイオードを備えた炭化珪素半導体装置 |
JP2009289904A (ja) | 2008-05-28 | 2009-12-10 | Toshiba Corp | 半導体装置 |
WO2010125819A1 (ja) * | 2009-04-30 | 2010-11-04 | パナソニック株式会社 | 半導体素子、半導体装置および電力変換器 |
WO2011141981A1 (ja) * | 2010-05-10 | 2011-11-17 | 株式会社日立製作所 | 半導体装置 |
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012104856A (ja) * | 2009-04-30 | 2012-05-31 | Panasonic Corp | 半導体素子、半導体装置および電力変換器 |
CN103579300A (zh) * | 2012-07-31 | 2014-02-12 | 株式会社东芝 | 半导体设备及其制造方法 |
WO2014083771A1 (ja) * | 2012-11-28 | 2014-06-05 | パナソニック株式会社 | 半導体素子及びその製造方法 |
JP2014107500A (ja) * | 2012-11-29 | 2014-06-09 | Sumitomo Electric Ind Ltd | 炭化珪素半導体装置およびその製造方法 |
US9224802B2 (en) | 2012-11-29 | 2015-12-29 | Sumitomo Electric Industries, Ltd. | Silicon carbide semiconductor device and method for manufacturing same |
JP2014157956A (ja) * | 2013-02-18 | 2014-08-28 | Mitsubishi Electric Corp | 炭化珪素半導体装置の製造方法 |
US9865591B2 (en) * | 2014-05-23 | 2018-01-09 | Panasonic Intellectual Property Management Co., Ltd. | Silicon carbide semiconductor device |
USRE49195E1 (en) | 2014-05-23 | 2022-08-30 | Panasonic Intellectual Property Management Co., Ltd. | Silicon carbide semiconductor device |
JP2016208016A (ja) * | 2015-04-15 | 2016-12-08 | パナソニックIpマネジメント株式会社 | 半導体素子およびその製造方法 |
US9773924B2 (en) | 2015-04-22 | 2017-09-26 | Panasonic Intellectual Property Management Co., Ltd. | Semiconductor device having barrier region and edge termination region enclosing barrier region |
US10134920B2 (en) | 2015-10-30 | 2018-11-20 | Mitsubishi Electric Corporation | Silicon carbide semiconductor device |
JP2017112171A (ja) * | 2015-12-15 | 2017-06-22 | 株式会社日立製作所 | 半導体装置、パワーモジュール、電力変換装置、自動車および鉄道車両 |
WO2018135146A1 (ja) * | 2017-01-17 | 2018-07-26 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
JPWO2018135146A1 (ja) * | 2017-01-17 | 2019-06-27 | 富士電機株式会社 | 半導体装置および半導体装置の製造方法 |
US10868168B2 (en) | 2017-01-17 | 2020-12-15 | Fuji Electric Co., Ltd. | Semiconductor device and method of manufacturing semiconductor device |
US11049963B2 (en) | 2017-12-19 | 2021-06-29 | Mitsubishi Electric Corporation | Silicon carbide semiconductor device and power converter |
US11508840B2 (en) | 2017-12-19 | 2022-11-22 | Mitsubishi Electric Corporation | Silicon carbide semiconductor device and power converter |
JP2020205295A (ja) * | 2019-06-14 | 2020-12-24 | 国立研究開発法人産業技術総合研究所 | 炭化珪素半導体装置 |
Also Published As
Publication number | Publication date |
---|---|
US8809871B2 (en) | 2014-08-19 |
EP2620983A4 (en) | 2013-08-28 |
CN202394977U (zh) | 2012-08-22 |
US8563988B2 (en) | 2013-10-22 |
CN103180959A (zh) | 2013-06-26 |
EP2610914A4 (en) | 2013-08-28 |
JP5015361B2 (ja) | 2012-08-29 |
US20120286290A1 (en) | 2012-11-15 |
EP2610914B1 (en) | 2015-01-07 |
EP2610914A1 (en) | 2013-07-03 |
EP2620983B1 (en) | 2015-04-15 |
EP2620983A1 (en) | 2013-07-31 |
CN103180959B (zh) | 2014-07-23 |
JPWO2012056705A1 (ja) | 2014-03-20 |
WO2012056704A1 (ja) | 2012-05-03 |
JP5395275B2 (ja) | 2014-01-22 |
CN102668094B (zh) | 2015-02-25 |
JPWO2012056704A1 (ja) | 2014-03-20 |
CN102668094A (zh) | 2012-09-12 |
US20130214291A1 (en) | 2013-08-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5395275B2 (ja) | 半導体素子およびその製造方法 | |
USRE49195E1 (en) | Silicon carbide semiconductor device | |
JP5481605B2 (ja) | 半導体素子 | |
US8772788B2 (en) | Semiconductor element and method of manufacturing thereof | |
US9029874B2 (en) | Semiconductor device having a first silicon carbide semiconductor layer and a second silicon carbide semiconductor layer | |
US9691759B2 (en) | Semiconductor device including semiconductor substrate, silicon carbide semiconductor layer, unit cells, source, and gate | |
US10665679B2 (en) | Silicon carbide semiconductor device and method for manufacturing same | |
US20150279983A1 (en) | Semiconductor device | |
WO2018037701A1 (ja) | 半導体装置 | |
WO2012131768A1 (ja) | 炭化珪素半導体装置およびその製造方法 | |
WO2014083771A1 (ja) | 半導体素子及びその製造方法 | |
JP4948784B2 (ja) | 半導体装置及びその製造方法 | |
WO2011089861A1 (ja) | 半導体装置およびその製造方法 | |
WO2016013182A1 (ja) | 炭化珪素半導体素子およびその製造方法 | |
JP5400252B2 (ja) | 半導体素子、半導体装置、およびその製造方法 | |
CN108335965B (zh) | SiC-MOSFET的制造方法 | |
WO2020021298A1 (ja) | 半導体装置及びその製造方法 | |
JP6822088B2 (ja) | 炭化珪素半導体装置および炭化珪素半導体装置の製造方法 | |
JP7113386B2 (ja) | 半導体装置 | |
CN113330578A (zh) | 半导体装置及其制造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 11835849 Country of ref document: EP Kind code of ref document: A1 |
|
DPE1 | Request for preliminary examination filed after expiration of 19th month from priority date (pct application filed from 20040101) | ||
ENP | Entry into the national phase |
Ref document number: 2012540686 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 13878742 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2011835849 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |