WO2006046713A1 - 電子部品モジュール及び無線通信機器 - Google Patents
電子部品モジュール及び無線通信機器 Download PDFInfo
- Publication number
- WO2006046713A1 WO2006046713A1 PCT/JP2005/019927 JP2005019927W WO2006046713A1 WO 2006046713 A1 WO2006046713 A1 WO 2006046713A1 JP 2005019927 W JP2005019927 W JP 2005019927W WO 2006046713 A1 WO2006046713 A1 WO 2006046713A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- electronic component
- component module
- wiring board
- sealing resin
- resin layer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K9/00—Screening of apparatus or components against electric or magnetic fields
- H05K9/0007—Casings
- H05K9/002—Casings with localised screening
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/0218—Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K9/00—Screening of apparatus or components against electric or magnetic fields
- H05K9/0007—Casings
- H05K9/006—Casings specially adapted for signal processing applications, e.g. CATV, tuner, antennas amplifier
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/58—Structural electrical arrangements for semiconductor devices not otherwise provided for
- H01L2223/64—Impedance arrangements
- H01L2223/66—High-frequency adaptations
- H01L2223/6661—High-frequency adaptations for passive devices
- H01L2223/6677—High-frequency adaptations for passive devices for antenna, e.g. antenna included within housing of semiconductor device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00011—Not relevant to the scope of the group, the symbol of which is combined with the symbol of this group
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01042—Molybdenum [Mo]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/095—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
- H01L2924/097—Glass-ceramics, e.g. devitrified glass
- H01L2924/09701—Low temperature co-fired ceramic [LTCC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/10329—Gallium arsenide [GaAs]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
- H01L2924/1815—Shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19042—Component type being an inductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10674—Flip chip
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0044—Mechanical working of the substrate, e.g. drilling or punching
- H05K3/0052—Depaneling, i.e. dividing a panel into circuit boards; Working of the edges of circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
- H05K3/284—Applying non-metallic protective coatings for encapsulating mounted components
Definitions
- the present invention relates to an electronic component module used for wireless communication and the like and a wireless communication device using the same.
- a flip-chip mounting type IC element is mounted on a wiring board and a sealing resin layer covering the IC element is formed on the circuit board. (See Patent Document 1).
- the electronic component module has an oscillation circuit and an amplification circuit, oscillates a reference signal by the oscillation circuit, mixes a data signal with the reference signal, and amplifies the data signal by the amplification circuit. Output a signal for transmission.
- a small wireless communication device that can be mounted on a personal computer, a portable information device, or the like is configured.
- Patent Document 1 Japanese Patent Laid-Open No. 2000-243882
- the sealing resin layer covering the IC element mounted on the wiring board allows the electromagnetic wave to pass therethrough, so it is unnecessary for the oscillation circuit and the amplification circuit in the IC element. If the operation of the electronic component module becomes unstable as soon as a new electromagnetic wave enters, it has a drawback.
- the present invention has been devised in view of the above-described drawbacks, and an object of the present invention is to reduce the invasion of unnecessary electromagnetic waves with a simple structure in an electronic component module in which an IC element is mounted on a wiring board. Another object of the present invention is to provide an electronic component module that can be stably operated and a wireless communication device using the same.
- the electronic component module of the present invention includes a sealing resin layer covering the IC element except for a part of the surface of the IC element opposite to the wiring board, the sealing resin layer, and It is characterized by having a shield layer deposited on the cover portion of the IC element that is not covered with the sealing resin layer.
- the IC element is covered with the sealing resin layer having a window portion so that a part of the upper surface of the IC element is exposed, and the upper surface of the IC element where the window force is also exposed.
- the shield layer is made to adhere to the said sealing resin layer.
- the shield layer is held at substantially the same potential as the substrate potential of the IC element.
- fluctuations in the substrate potential of the IC element can be suppressed and the operation of the IC element can be stabilized.
- the shield layer is held at the reference potential throughout, and the upper surface side of the IC element is covered with the shield layer, so that an external force is applied to the circuit wiring constituting the oscillation circuit and the amplifier circuit in the IC element. Unnecessary electromagnetic waves are less likely to enter, and the electronic component module can operate stably.
- the "reference potential" in the present invention means a potential of a conductor connected to the ground, which is substantially a ground potential.
- the outer peripheral portion of the shield layer extends to the wiring board along the side surface of the sealing resin layer, and the extended portion is attached to the upper surface and Z or the side surface of the wiring substrate. preferable.
- the IC element is entirely covered with the shield layer.
- the area of the region having the same potential as the substrate potential is expanded, so that the variation of the substrate potential of the IC element is suppressed and the operation of the IC element is suppressed as compared with the case where only the upper surface of the IC element is held at the reference potential. It can be stabilized.
- a notch is formed over the outer peripheral portion of the wiring substrate, and the extending portion of the shield layer is attached to the notch.
- the shield layer and the wiring board And the shield layer can be more reliably attached to the wiring board.
- the outer periphery of the surface on which the sealing resin layer and the IC element of the wiring board are mounted is covered in an annular shape by the extended portion of the shield layer.
- a filter element including an LC resonance circuit is incorporated in the wiring board, and the wiring board located between the filter element and the IC element. It is preferable that a shielding conductor pattern is interposed therein. Accordingly, by incorporating a filter element including an LC resonance circuit in the wiring board, an LC resonance circuit can be formed without providing chip components such as a chip inductor and a chip capacitor on the wiring board. The component module can be downsized. In addition, since the shielding conductor pattern held at a reference potential is interposed in the wiring board located between the filter element and the IC element, the filter element and the IC Electromagnetic interference that may occur with the element can be suppressed.
- the height of the lower end of the extending portion of the shield layer is preferably arranged at a height equal to or less than that of the shielding conductor pattern.
- the wireless communication device of the present invention includes the electronic component module, an antenna connected to the electronic component module, and a transmission / reception circuit.
- a structure for suppressing the influence of electromagnetic waves leaking from each component between the electronic component module and other high-frequency components incorporated together in the wireless communication device for example, the electronic component module and other components. It is not necessary to form a structure such as arranging the radio frequency components sufficiently apart from each other and attaching a metal shield cover to the electronic component module.
- a wireless communication device having excellent communication characteristics can be obtained.
- FIG. 1 is a schematic perspective view of an electronic component module according to an embodiment of the present invention.
- FIG. 2 is an external perspective view showing the electronic component module with the shield layer 5 and the sealing resin layer 4 omitted.
- FIG. 3 is a cross-sectional view of an electronic component module.
- FIG. 4 (a) to (e) are diagrams for explaining a manufacturing process of an electronic component module.
- an electronic component module of the present invention will be described in detail with reference to the accompanying drawings.
- an electronic component module as a communication module such as Bluetooth will be described.
- FIG. 1 and 2 are schematic perspective views of an electronic component module according to an embodiment of the present invention.
- FIG. 3 is a cross-sectional view of the electronic component module.
- An electronic component module has a structure in which an IC element 2 mounted on a wiring board 1 is covered with a sealing resin layer 4. Shield layer 5 is deposited on the surface of sealing resin layer 4 ⁇ The
- the wiring board 1 is made of, for example, a metal material such as Ag, Cu, W, and Mo on the inside and surface of a laminated body in which a plurality of insulating layers made of a ceramic material such as glass ceramics and alumina ceramics are laminated.
- the circuit wiring and the connection pads are mainly formed.
- a filter element 8 composed of an LC resonance circuit or the like is formed inside the wiring board 1.
- the filter element 8 has a function of selecting a data signal in a predetermined frequency band from signals input to and output from the IC element 2.
- a shielding conductor pattern 7 located between the filter element 8 and the IC element 2 is interposed inside the wiring board 1 to improve the isolation between the IC element 2 and the filter element 8. I am doing so.
- the wiring substrate 1 is made of glass-ceramics
- circuit wiring or connection is made on the surface of a ceramic green sheet obtained by adding an appropriate organic solvent to a predetermined glass-ceramic material powder and mixing it. It is manufactured by applying a conductive paste to be a pad by a conventionally well-known screen printing method or the like, laminating a plurality of these, press molding, and firing at a high temperature.
- the IC element 2 mounted on the wiring board 1 includes, for example, a circuit wiring such as A1 formed on a semiconductor element substrate such as Si or GaAs, and constitutes an oscillation circuit and an amplification circuit. This is a resin molded product.
- the surface on which this circuit wiring is formed is the lower surface, and a plurality of electrode pads formed on this lower surface and a plurality of connection pads formed on the wiring substrate 1 are connected to each other by a conductive bonding material. Electrically and mechanically joined by 2a. In this way, the IC element 2 is flip-chip mounted on the wiring board 1.
- the plurality of electrode pads formed on the lower surface of the IC element 2 includes a reference potential electrode pad, and the covered reference potential electrode pad is formed on the wiring board. It is joined to the connection pad for the reference potential. As a result, the substrate potential of the IC element 2 becomes substantially equal to the reference potential.
- the “reference potential” refers to a low potential that serves as a reference for obtaining a power supply voltage for driving the IC element 2. In this embodiment, for example, it is set to a ground potential (about OV). Has been.
- chip-type electronic components 3 such as a chip capacitor, a chip inductor, and a diode are mounted on the wiring board 1, and these electronic components 3 are electrically connected to the IC element 2.
- a predetermined circuit such as an oscillation circuit is configured.
- the sealing resin layer 4 formed on the upper surface of the wiring board for example, a resin material such as epoxy is used.
- the sealing resin layer 4 covers, for example, the IC element 2 in a form having a circular window portion 4a so that at least a part of the upper surface of the IC element 2 is exposed, and also covers the chip-type electronic component 3. It has the structure as described above.
- the shield layer 5 deposited on the surface of the sealing resin layer 4 is, for example, a metal powder such as Ag, Cu, Pd, Al, Ni, Fe dispersed in a resin material such as epoxy. It has been made.
- the content of the metal powder is 50 to 90% by weight, and more preferably 60 to 80% by weight, based on the entire resin material including the metal powder.
- the shield layer 5 has a function of shielding electromagnetic waves. At the same time, the heat conductivity of the shield layer 5 is improved.
- the shield layer 5 covers the entire surface of the sealing resin layer 4 and is attached to the upper surface of the IC element 2 exposed from the window 4a provided in the sealing resin layer 4. Formed! By contacting IC element 2 and shield layer 5 in this way, shield layer 5 is held at substantially the same potential as the substrate potential of IC element 2, and fluctuations in the substrate potential of IC element 2 can be suppressed. . Further, by providing the shielding resin layer 4 and the shield layer 5 on the upper surface side of the IC element 2, electromagnetic waves can invade the circuit wiring constituting the oscillation circuit and the amplification circuit in the IC element 2. It becomes possible to stabilize the operation of the electronic component module.
- the sealing resin layer 4 on the IC element 2 has a window portion 4a and is exposed from the window portion 4a.
- the entire outer surface of the IC element 2 is held at the reference potential, so that the electronic component module can be operated more stably.
- the heat generated by the circuit formed inside the IC element 2, for example, the amplifier circuit is reduced. Since the heat is efficiently dissipated to the outside through the first layer 5, it is easy to conduct from the upper surface of the IC element 2 to the wiring board 1, and the operation of the IC element 2 is stabilized. There is.
- the outer peripheral portion of the shield layer 5 extends to the lower side of the IC element 2 along the side surface of the sealing resin layer 4, and the extended portion 6 is connected to the wiring board 1. It is made to adhere to the surface. By doing so, the IC element 2 is entirely covered with the shield layer 5, so that the penetration of electromagnetic waves into the IC element 2 is further reduced. Further, since heat generated from the IC element 2 is conducted to the wiring board 1 side through the shield layer 5, it is possible to prevent excessive heat from being accumulated in the IC element 2 and Operation is more stable.
- the notch 9 is formed over the outer peripheral portion of the upper surface of the wiring board 1, and the shield layer 5 extends on the surface of the wiring board 1 facing the notch 9. Part 6 is attached.
- the bonding between the shield layer 5 and the wiring board 1 is strengthened, and the shielding layer 5 is formed on the wiring board 1 with almost no gap formed at the bonding portion between the shielding layer 5 and the wiring board 1. Thus, it can be reliably applied.
- the outer periphery of the interface between the sealing resin layer 4 and the wiring substrate 1 is covered with an extended portion 6 of the shield layer 5 in an annular shape.
- the extending portion 6 of the shield layer 5 is formed so that the lower end 6a thereof is positioned lower than the height position of the shielding conductor pattern 7 provided in the wiring board 1.
- the shielding conductor pattern 7 is arranged at a position higher than the lower end 6a of the extending portion 6 of the shielding layer 5. It is. As a result, intrusion of electromagnetic waves from the lateral direction into the IC element 2 can be reduced and effectively prevented, and the operation of the electronic component module can be stabilized at any time.
- the shielding conductor pattern 7 may be exposed on the side surface side of the wiring board 1, and the exposed portion of the shielding conductor pattern 7 and the extending portion 6 of the shield layer 5 may be connected.
- the wiring board 1 includes the filter element 8 including the LC resonance circuit as shown in FIG. 3, and the wiring located between the filter element 8 and the IC element 2 is also incorporated.
- a shielding conductor pattern 7 held at a reference potential is interposed in the substrate 1.
- the electronic component module of the present invention which has been described above, has the substrate potential of the IC element 2 by applying the shield layer 5 over the entire surface of the sealing resin layer 4 covering the IC element 2. It functions as a communication module with extremely stable operation by preventing unwanted electromagnetic waves from entering the circuit wiring that constitutes the oscillation circuit and amplifier circuit in the IC element 2.
- a mother wiring board 10 in which a plurality of wiring board regions are arranged in a matrix is prepared, and each of the wiring board regions on the upper surface of the mother wiring board 10 is flipped.
- a chip-mounted IC element 2 and chip-type electronic component 3 are mounted at predetermined positions.
- a filter element 8 and a shielding conductor pattern 7 are formed in each wiring board region inside the mother wiring board 10.
- the circuit elements and the like provided on the IC element 2, the chip-type electronic component 3, and the mother wiring board 10 are electrically connected to form a predetermined oscillation circuit and amplification circuit.
- a liquid grease such as epoxy
- the sealing resin layer 4 is formed by applying and thermosetting the window 4a on the upper surface of the IC element 2 by screen printing or the like. The sealing resin layer 4 is not formed on the window 4a.
- the sealing resin layer 4 is cut using the first dicing blade 41 along the boundary of the region corresponding to each wiring board.
- a groove 43 across the boundary is formed at the boundary of the region corresponding to the wiring board.
- the dicing blade 41 cuts the surface layer portion of the mother wiring board 10 together with the sealing resin layer 4 so that the lower end of the groove 43 is positioned slightly below the upper surface of the mother wiring board 10. . Accordingly, the notch 9 can be formed simultaneously when the mother wiring board 10 is cut by the second dicing blade 42 described later. Delete only the top.
- the mother wiring board 10 should have sufficient strength so that it is not easily divided by external force.
- epoxy or the like is applied so as to cover the surface of the sealing resin layer 4 and the upper surface of the IC element 2 exposed from the window portion 4a by screen printing or the like.
- a conductive resin ink in which a metal powder such as Ag powder is dispersed in the liquid resin is applied. At this time, the conductive ink is also filled in the groove 43. After the conductive ink is applied in this way, it is cured by heat.
- the mother wiring board 10 is bounded by a region corresponding to each wiring board 1. Cut along 'cut'. At this time, the hardened conductive ink filled in the groove 43 is cut, whereby the extending portion 6 of the shield layer 5 is formed.
- the electronic component module of the present invention described above is manufactured through the above steps.
- the shield layer 5 is formed by applying and curing the conductive ink on the mother wiring board 10 having a plurality of substrate regions, the shield layer 5 is shielded against the plurality of substrate regions.
- Layer 5 can be formed in a batch by a simple method. This makes it possible to dramatically improve the production efficiency of electronic component modules having an electromagnetic wave shielding function.
- These operations have to be performed individually for a plurality of substrate areas, resulting in low productivity.
- productivity of an electronic component module having an electromagnetic wave shielding function is improved. Can be used.
- a wireless communication device can be configured by incorporating the electronic component module of the present invention described above, and an antenna and a transmission / reception circuit connected to the electronic component module.
- a structure for suppressing the influence of electromagnetic waves leaking from each component between the electronic component module and another high-frequency component incorporated together in the wireless communication device for example, an electronic component It is not always necessary to adopt a structure such as arranging the module and other high-frequency components sufficiently apart from each other or mounting a metal shield cover on the electronic component module.
- the configuration of the wireless communication device is simplified, and a wireless communication device having a small size and excellent communication characteristics can be obtained.
- the window portion 4a is formed in the sealing resin layer 4, but the window portion 4a is not limited to one that exposes a part of the upper surface of the IC element 2. For example, the entire upper surface of the IC element 2 may be exposed.
- the force formed by the resin material containing the metal powder in the shield layer 5 may be replaced by a metal thin film having a strength such as Au, Ag, or Cu.
- the shield layer 5 is formed of a metal thin film, the thickness of the shield layer can be reduced, so that the electronic component module can be made smaller and smaller.
- a method is used in which a conductive resin ink in which a metal powder is dispersed in a liquid resin is applied and thermally cured.
- the metal thin film is formed by sputtering a metal, for example. It may be formed by vapor deposition such as.
- the present invention can be applied to a wiring board 1 that is formed by forming the force notch 9 in the wiring board 1 and forming the notch 9! There is no need to cry.
- the communication module is described as an example of the electronic component module.
- the present invention can be applied to an electronic component module other than the communication module, for example, an electronic component for automobiles.
Abstract
Description
Claims
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/574,566 US7701728B2 (en) | 2004-10-28 | 2005-10-28 | Electronic component module and radio comunications equipment |
JP2006542356A JP4903576B2 (ja) | 2004-10-28 | 2005-10-28 | 電子部品モジュール及び無線通信機器 |
CN2005800365029A CN101048863B (zh) | 2004-10-28 | 2005-10-28 | 电子部件模块以及无线通信设备 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004-313764 | 2004-10-28 | ||
JP2004313764 | 2004-10-28 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2006046713A1 true WO2006046713A1 (ja) | 2006-05-04 |
Family
ID=36227953
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2005/019927 WO2006046713A1 (ja) | 2004-10-28 | 2005-10-28 | 電子部品モジュール及び無線通信機器 |
Country Status (4)
Country | Link |
---|---|
US (1) | US7701728B2 (ja) |
JP (1) | JP4903576B2 (ja) |
CN (2) | CN101996962B (ja) |
WO (1) | WO2006046713A1 (ja) |
Cited By (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008042152A (ja) * | 2006-08-07 | 2008-02-21 | Taiyo Yuden Co Ltd | 回路モジュールの製造方法及び回路モジュール |
JP2008078207A (ja) * | 2006-09-19 | 2008-04-03 | Shinko Electric Ind Co Ltd | 半導体装置の製造方法 |
WO2009008243A1 (ja) * | 2007-07-09 | 2009-01-15 | Tatsuta System Electronics Co., Ltd. | シールド及び放熱性を有する高周波モジュール及びその製造方法 |
JP2009016371A (ja) * | 2007-06-29 | 2009-01-22 | Casio Comput Co Ltd | シールド機能付きモジュールの製造方法 |
JP2010004033A (ja) * | 2008-05-23 | 2010-01-07 | Denso Corp | 半導体装置の実装構造 |
JP2010040689A (ja) * | 2008-08-04 | 2010-02-18 | Taiyo Yuden Co Ltd | 回路モジュール及び回路モジュールの製造方法 |
JP2010192653A (ja) * | 2009-02-18 | 2010-09-02 | Panasonic Corp | 半導体装置 |
JP2012015548A (ja) * | 2011-10-04 | 2012-01-19 | Tatsuta Electric Wire & Cable Co Ltd | シールド及び放熱性を有する高周波モジュール及びその製造方法 |
JP2013522917A (ja) * | 2010-04-06 | 2013-06-13 | インテル コーポレイション | コアレスパッケージを備えた電磁干渉シールド用の金属充填ダイバックサイドフィルムの形成方法 |
JP2013165153A (ja) * | 2012-02-10 | 2013-08-22 | Murata Mfg Co Ltd | 電子部品モジュール及び該電子部品モジュールの製造方法 |
WO2015194435A1 (ja) * | 2014-06-20 | 2015-12-23 | 株式会社村田製作所 | 回路モジュール及びその製造方法 |
JP2018026394A (ja) * | 2016-08-08 | 2018-02-15 | アルプス電気株式会社 | 回路モジュール及び回路モジュールの製造方法 |
WO2022091954A1 (ja) * | 2020-10-29 | 2022-05-05 | 株式会社村田製作所 | 高周波モジュール及び通信装置 |
US20220166254A1 (en) * | 2016-04-29 | 2022-05-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor devices with wireless charging means |
WO2022230681A1 (ja) * | 2021-04-26 | 2022-11-03 | 株式会社村田製作所 | 高周波モジュール及び通信装置 |
CN115514383A (zh) * | 2021-06-03 | 2022-12-23 | 株式会社村田制作所 | 高频模块以及通信装置 |
Families Citing this family (37)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20090000815A1 (en) * | 2007-06-27 | 2009-01-01 | Rf Micro Devices, Inc. | Conformal shielding employing segment buildup |
US8062930B1 (en) | 2005-08-08 | 2011-11-22 | Rf Micro Devices, Inc. | Sub-module conformal electromagnetic interference shield |
US8959762B2 (en) | 2005-08-08 | 2015-02-24 | Rf Micro Devices, Inc. | Method of manufacturing an electronic module |
US8053872B1 (en) * | 2007-06-25 | 2011-11-08 | Rf Micro Devices, Inc. | Integrated shield for a no-lead semiconductor device package |
KR100737098B1 (ko) * | 2006-03-16 | 2007-07-06 | 엘지이노텍 주식회사 | 전자파 차폐장치 및 그 제조 공정 |
TWM324375U (en) * | 2007-05-21 | 2007-12-21 | Universal Scient Ind Co Ltd | Stacked packaging structure for communication module |
KR101011199B1 (ko) * | 2007-11-01 | 2011-01-26 | 파나소닉 주식회사 | 실장 구조체 |
US7633015B2 (en) * | 2008-03-31 | 2009-12-15 | Apple Inc. | Conforming, electro-magnetic interference reducing cover for circuit components |
TW201013881A (en) * | 2008-09-10 | 2010-04-01 | Renesas Tech Corp | Semiconductor device and method for manufacturing same |
JP5359146B2 (ja) * | 2008-09-19 | 2013-12-04 | 株式会社ジェイテクト | 多層回路基板 |
US8110441B2 (en) * | 2008-09-25 | 2012-02-07 | Stats Chippac, Ltd. | Method of electrically connecting a shielding layer to ground through a conductive via disposed in peripheral region around semiconductor die |
TW201032389A (en) * | 2009-02-20 | 2010-09-01 | Aiconn Technology Corp | Wireless transceiver module |
KR20120104198A (ko) * | 2009-11-10 | 2012-09-20 | 로무 가부시키가이샤 | 반도체 장치 및 반도체 장치의 제조 방법 |
JP5636497B2 (ja) * | 2010-08-05 | 2014-12-03 | エプコス アーゲーEpcos Ag | 電磁シールド及び放熱部を有する電子デバイス集合体の製造方法,並びに電磁シールド及び放熱部を有する電子デバイス |
US9137934B2 (en) | 2010-08-18 | 2015-09-15 | Rf Micro Devices, Inc. | Compartmentalized shielding of selected components |
US8654537B2 (en) * | 2010-12-01 | 2014-02-18 | Apple Inc. | Printed circuit board with integral radio-frequency shields |
JP5573645B2 (ja) * | 2010-12-15 | 2014-08-20 | 富士通セミコンダクター株式会社 | 半導体装置及び半導体装置の製造方法 |
US8835226B2 (en) | 2011-02-25 | 2014-09-16 | Rf Micro Devices, Inc. | Connection using conductive vias |
US9627230B2 (en) | 2011-02-28 | 2017-04-18 | Qorvo Us, Inc. | Methods of forming a microshield on standard QFN package |
CN103025137A (zh) * | 2011-09-26 | 2013-04-03 | 新科实业有限公司 | 电子部件模块及其制造方法 |
US9484313B2 (en) | 2013-02-27 | 2016-11-01 | Advanced Semiconductor Engineering, Inc. | Semiconductor packages with thermal-enhanced conformal shielding and related methods |
KR20140139831A (ko) * | 2013-05-28 | 2014-12-08 | 삼성전기주식회사 | 무선 통신 장치 |
US9807890B2 (en) | 2013-05-31 | 2017-10-31 | Qorvo Us, Inc. | Electronic modules having grounded electromagnetic shields |
KR20150002200A (ko) * | 2013-06-28 | 2015-01-07 | 삼성전기주식회사 | 프론트엔드 모듈 및 그를 이용한 무선 통신 장치 |
CN103928409B (zh) * | 2014-03-17 | 2017-01-04 | 江苏省宜兴电子器件总厂 | 一种集成电路倒扣焊气密性封装结构 |
JP5890073B1 (ja) * | 2014-12-12 | 2016-03-22 | 株式会社メイコー | モールド回路モジュール及びその製造方法 |
KR102117477B1 (ko) * | 2015-04-23 | 2020-06-01 | 삼성전기주식회사 | 반도체 패키지 및 반도체 패키지의 제조방법 |
CN105120645B (zh) * | 2015-08-31 | 2019-04-09 | 芜湖宏景电子股份有限公司 | 一种汽车音响的屏蔽罩结构 |
EP3433878A2 (en) | 2016-03-21 | 2019-01-30 | Murata Manufacturing Co., Ltd. | A packaged circuit system structure |
US10068854B2 (en) * | 2016-10-24 | 2018-09-04 | Advanced Semiconductor Engineering, Inc. | Semiconductor package device and method of manufacturing the same |
JP6463323B2 (ja) * | 2016-12-01 | 2019-01-30 | 太陽誘電株式会社 | 無線モジュール、およびその製造方法 |
JP6408540B2 (ja) * | 2016-12-01 | 2018-10-17 | 太陽誘電株式会社 | 無線モジュール及び無線モジュールの製造方法 |
WO2019026902A1 (ja) | 2017-08-01 | 2019-02-07 | 株式会社村田製作所 | 高周波モジュール |
US11127689B2 (en) | 2018-06-01 | 2021-09-21 | Qorvo Us, Inc. | Segmented shielding using wirebonds |
US11219144B2 (en) | 2018-06-28 | 2022-01-04 | Qorvo Us, Inc. | Electromagnetic shields for sub-modules |
US11114363B2 (en) | 2018-12-20 | 2021-09-07 | Qorvo Us, Inc. | Electronic package arrangements and related methods |
US11515282B2 (en) | 2019-05-21 | 2022-11-29 | Qorvo Us, Inc. | Electromagnetic shields with bonding wires for sub-modules |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01140709A (ja) * | 1987-11-27 | 1989-06-01 | Seiko Electronic Components Ltd | 電気二重層キャパシタ |
JPH06268532A (ja) * | 1993-03-12 | 1994-09-22 | Tdk Corp | Mmicパッケージ |
JP2004172176A (ja) * | 2002-11-18 | 2004-06-17 | Taiyo Yuden Co Ltd | 回路モジュール |
Family Cites Families (33)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05167302A (ja) * | 1991-12-18 | 1993-07-02 | Hitachi Ltd | 高周波電力増幅回路装置およびそれを含む高周波モジュール |
EP0569950B1 (en) * | 1992-05-11 | 1999-12-08 | Fuji Photo Film Co., Ltd. | Molded articles for photographic photosensitive materials |
US5639989A (en) * | 1994-04-19 | 1997-06-17 | Motorola Inc. | Shielded electronic component assembly and method for making the same |
JPH07307416A (ja) * | 1994-05-12 | 1995-11-21 | Toshiba Corp | 半導体チップの実装方法及び半導体デバイス |
JP2565300B2 (ja) * | 1994-05-31 | 1996-12-18 | 日本電気株式会社 | 半導体装置 |
US5777847A (en) * | 1995-09-27 | 1998-07-07 | Nec Corporation | Multichip module having a cover wtih support pillar |
JP3513333B2 (ja) * | 1995-09-29 | 2004-03-31 | キヤノン株式会社 | 多層プリント配線板およびそれを実装する電子機器 |
US6795120B2 (en) * | 1996-05-17 | 2004-09-21 | Sony Corporation | Solid-state imaging apparatus and camera using the same |
US5962854A (en) * | 1996-06-12 | 1999-10-05 | Ishizuka Electronics Corporation | Infrared sensor and infrared detector |
JPH1140709A (ja) * | 1997-07-18 | 1999-02-12 | Nec Eng Ltd | 半導体実装構造およびその製造方法 |
JP3462979B2 (ja) * | 1997-12-01 | 2003-11-05 | 株式会社東芝 | 半導体装置 |
US6409859B1 (en) * | 1998-06-30 | 2002-06-25 | Amerasia International Technology, Inc. | Method of making a laminated adhesive lid, as for an Electronic device |
US5977626A (en) * | 1998-08-12 | 1999-11-02 | Industrial Technology Research Institute | Thermally and electrically enhanced PBGA package |
JP2000243882A (ja) | 1999-02-24 | 2000-09-08 | Kyocera Corp | 半導体装置およびその製造方法 |
US6731184B1 (en) * | 1999-07-29 | 2004-05-04 | Murata Manufacturing Co., Ltd. | High frequency switching component |
US6384473B1 (en) * | 2000-05-16 | 2002-05-07 | Sandia Corporation | Microelectronic device package with an integral window |
JP4286533B2 (ja) * | 2000-06-26 | 2009-07-01 | パナソニック株式会社 | 3周波分波回路 |
US6407334B1 (en) * | 2000-11-30 | 2002-06-18 | International Business Machines Corporation | I/C chip assembly |
US6653730B2 (en) * | 2000-12-14 | 2003-11-25 | Intel Corporation | Electronic assembly with high capacity thermal interface |
CN1233100C (zh) * | 2000-12-27 | 2005-12-21 | 松下电器产业株式会社 | 高频开关、双频带高频开关、三频带高频开关和无线电通信设备 |
US20020096767A1 (en) * | 2001-01-25 | 2002-07-25 | Cote Kevin J. | Cavity down ball grid array package with EMI shielding and reduced thermal resistance |
FR2824953B1 (fr) * | 2001-05-18 | 2004-07-16 | St Microelectronics Sa | Boitier semi-conducteur optique a lentille incorporee et blindage |
DE10136743B4 (de) * | 2001-07-27 | 2013-02-14 | Epcos Ag | Verfahren zur hermetischen Verkapselung eines Bauelementes |
EP1298810B8 (en) * | 2001-09-27 | 2007-12-12 | Kabushiki Kaisha Toshiba | Portable type radio equipment |
TW586208B (en) * | 2002-02-26 | 2004-05-01 | Advanced Semiconductor Eng | Wafer-level packaging structure |
EP1357606A1 (en) * | 2002-04-22 | 2003-10-29 | Scientek Corporation | Image sensor semiconductor package |
US7161252B2 (en) * | 2002-07-19 | 2007-01-09 | Matsushita Electric Industrial Co., Ltd. | Module component |
JP4357817B2 (ja) * | 2002-09-12 | 2009-11-04 | パナソニック株式会社 | 回路部品内蔵モジュール |
CA2409912C (en) * | 2002-10-25 | 2008-04-01 | Ibm Canada Limited-Ibm Canada Limitee | Improvements in grounding and thermal dissipation for integrated circuit packages |
TWI235469B (en) * | 2003-02-07 | 2005-07-01 | Siliconware Precision Industries Co Ltd | Thermally enhanced semiconductor package with EMI shielding |
JP2005116762A (ja) * | 2003-10-07 | 2005-04-28 | Fujitsu Ltd | 半導体装置の保護方法及び半導体装置用カバー及び半導体装置ユニット及び半導体装置の梱包構造 |
US7880282B2 (en) * | 2003-12-18 | 2011-02-01 | Rf Module & Optical Design Ltd. | Semiconductor package with integrated heatsink and electromagnetic shield |
DE202004005010U1 (de) * | 2004-03-30 | 2004-06-17 | Aea Technology Qsa Gmbh | Verpackung für radioaktive Materialien |
-
2005
- 2005-10-28 WO PCT/JP2005/019927 patent/WO2006046713A1/ja active Application Filing
- 2005-10-28 JP JP2006542356A patent/JP4903576B2/ja not_active Expired - Fee Related
- 2005-10-28 US US11/574,566 patent/US7701728B2/en not_active Expired - Fee Related
- 2005-10-28 CN CN2010102839198A patent/CN101996962B/zh not_active Expired - Fee Related
- 2005-10-28 CN CN2005800365029A patent/CN101048863B/zh not_active Expired - Fee Related
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01140709A (ja) * | 1987-11-27 | 1989-06-01 | Seiko Electronic Components Ltd | 電気二重層キャパシタ |
JPH06268532A (ja) * | 1993-03-12 | 1994-09-22 | Tdk Corp | Mmicパッケージ |
JP2004172176A (ja) * | 2002-11-18 | 2004-06-17 | Taiyo Yuden Co Ltd | 回路モジュール |
Cited By (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2008042152A (ja) * | 2006-08-07 | 2008-02-21 | Taiyo Yuden Co Ltd | 回路モジュールの製造方法及び回路モジュール |
JP2008078207A (ja) * | 2006-09-19 | 2008-04-03 | Shinko Electric Ind Co Ltd | 半導体装置の製造方法 |
JP2009016371A (ja) * | 2007-06-29 | 2009-01-22 | Casio Comput Co Ltd | シールド機能付きモジュールの製造方法 |
WO2009008243A1 (ja) * | 2007-07-09 | 2009-01-15 | Tatsuta System Electronics Co., Ltd. | シールド及び放熱性を有する高周波モジュール及びその製造方法 |
JP2009016715A (ja) * | 2007-07-09 | 2009-01-22 | Tatsuta System Electronics Kk | シールド及び放熱性を有する高周波モジュール及びその製造方法 |
JP2010004033A (ja) * | 2008-05-23 | 2010-01-07 | Denso Corp | 半導体装置の実装構造 |
JP2010040689A (ja) * | 2008-08-04 | 2010-02-18 | Taiyo Yuden Co Ltd | 回路モジュール及び回路モジュールの製造方法 |
JP2010192653A (ja) * | 2009-02-18 | 2010-09-02 | Panasonic Corp | 半導体装置 |
JP2013522917A (ja) * | 2010-04-06 | 2013-06-13 | インテル コーポレイション | コアレスパッケージを備えた電磁干渉シールド用の金属充填ダイバックサイドフィルムの形成方法 |
JP2012015548A (ja) * | 2011-10-04 | 2012-01-19 | Tatsuta Electric Wire & Cable Co Ltd | シールド及び放熱性を有する高周波モジュール及びその製造方法 |
JP2013165153A (ja) * | 2012-02-10 | 2013-08-22 | Murata Mfg Co Ltd | 電子部品モジュール及び該電子部品モジュールの製造方法 |
WO2015194435A1 (ja) * | 2014-06-20 | 2015-12-23 | 株式会社村田製作所 | 回路モジュール及びその製造方法 |
JPWO2015194435A1 (ja) * | 2014-06-20 | 2017-04-20 | 株式会社村田製作所 | 回路モジュール及びその製造方法 |
US20220166254A1 (en) * | 2016-04-29 | 2022-05-26 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor devices with wireless charging means |
US11837517B2 (en) * | 2016-04-29 | 2023-12-05 | Taiwan Semiconductor Manufacturing Company, Ltd. | Packaged semiconductor devices with wireless charging means |
JP2018026394A (ja) * | 2016-08-08 | 2018-02-15 | アルプス電気株式会社 | 回路モジュール及び回路モジュールの製造方法 |
WO2022091954A1 (ja) * | 2020-10-29 | 2022-05-05 | 株式会社村田製作所 | 高周波モジュール及び通信装置 |
WO2022230681A1 (ja) * | 2021-04-26 | 2022-11-03 | 株式会社村田製作所 | 高周波モジュール及び通信装置 |
CN115514383A (zh) * | 2021-06-03 | 2022-12-23 | 株式会社村田制作所 | 高频模块以及通信装置 |
CN115514383B (zh) * | 2021-06-03 | 2024-01-30 | 株式会社村田制作所 | 高频模块以及通信装置 |
Also Published As
Publication number | Publication date |
---|---|
US20080019112A1 (en) | 2008-01-24 |
JPWO2006046713A1 (ja) | 2008-05-22 |
CN101048863A (zh) | 2007-10-03 |
CN101996962A (zh) | 2011-03-30 |
JP4903576B2 (ja) | 2012-03-28 |
CN101048863B (zh) | 2010-12-01 |
CN101996962B (zh) | 2013-01-16 |
US7701728B2 (en) | 2010-04-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4903576B2 (ja) | 電子部品モジュール及び無線通信機器 | |
US7808796B2 (en) | Electronic component module and method for manufacturing the same | |
JP3378435B2 (ja) | 超高周波帯無線通信装置 | |
US8179678B2 (en) | Electronic component module | |
US9743519B2 (en) | High-frequency component and high-frequency module including the same | |
KR100839067B1 (ko) | 전자 회로 모듈과 그 제조 방법 | |
US8125788B2 (en) | Circuit module and radio communications equipment, and method for manufacturing circuit module | |
US6456172B1 (en) | Multilayered ceramic RF device | |
KR100993277B1 (ko) | 반도체장치 및 전자 장치 | |
US6794747B2 (en) | Semiconductor device | |
JP3949695B2 (ja) | 受信装置 | |
EP1094538A2 (en) | Multilayered ceramic RF device | |
US8890309B1 (en) | Circuit module and method of producing circuit module | |
JP2005198051A (ja) | 高周波モジュール | |
JPH05167302A (ja) | 高周波電力増幅回路装置およびそれを含む高周波モジュール | |
JP2007294829A (ja) | 高周波回路モジュール及びその製造方法 | |
JP3744828B2 (ja) | 半導体装置 | |
JP4822900B2 (ja) | 電子部品モジュール | |
JP2000133765A (ja) | 高周波集積回路装置 | |
JP2003229521A (ja) | 半導体モジュール及びその製造方法 | |
WO2022259763A1 (ja) | 高周波モジュール、通信装置及び高周波モジュールの製造方法 | |
JP2007201517A (ja) | 半導体装置 | |
JP2006165383A (ja) | 半導体モジュール及びその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BW BY BZ CA CH CN CO CR CU CZ DK DM DZ EC EE EG ES FI GB GD GE GM HR HU ID IL IN IS JP KE KG KM KP KR KZ LC LK LR LS LT LU LV LY MD MG MK MN MW MX MZ NA NG NO NZ OM PG PH PL PT RO RU SC SD SG SK SL SM SY TJ TM TN TR TT TZ UG US UZ VC VN YU ZA ZM |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): BW GH GM KE LS MW MZ NA SD SZ TZ UG ZM ZW AM AZ BY KG MD RU TJ TM AT BE BG CH CY DE DK EE ES FI FR GB GR HU IE IS IT LU LV MC NL PL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2006542356 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 11574566 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 200580036502.9 Country of ref document: CN |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 05805355 Country of ref document: EP Kind code of ref document: A1 |
|
WWP | Wipo information: published in national office |
Ref document number: 11574566 Country of ref document: US |