TWI264113B - Semiconductor memory device and method for manufacturing semiconductor device - Google Patents
Semiconductor memory device and method for manufacturing semiconductor deviceInfo
- Publication number
- TWI264113B TWI264113B TW092122483A TW92122483A TWI264113B TW I264113 B TWI264113 B TW I264113B TW 092122483 A TW092122483 A TW 092122483A TW 92122483 A TW92122483 A TW 92122483A TW I264113 B TWI264113 B TW I264113B
- Authority
- TW
- Taiwan
- Prior art keywords
- film
- silicon
- silicon oxide
- oxide film
- semiconductor
- Prior art date
Links
- 238000000034 method Methods 0.000 title abstract 4
- 239000004065 semiconductor Substances 0.000 title 2
- 238000004519 manufacturing process Methods 0.000 title 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 abstract 5
- 229910052814 silicon oxide Inorganic materials 0.000 abstract 5
- 229910052581 Si3N4 Inorganic materials 0.000 abstract 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical group [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 abstract 3
- 229910052710 silicon Inorganic materials 0.000 abstract 3
- 239000010703 silicon Substances 0.000 abstract 3
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 abstract 3
- 238000005121 nitriding Methods 0.000 abstract 1
- 230000001590 oxidative effect Effects 0.000 abstract 1
- 239000002344 surface layer Substances 0.000 abstract 1
- 238000002230 thermal chemical vapour deposition Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
- H01L21/0234—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/0217—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/022—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02321—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer
- H01L21/02323—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of oxygen
- H01L21/02326—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of oxygen into a nitride layer, e.g. changing SiN to SiON
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02321—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer
- H01L21/02329—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of nitrogen
- H01L21/02332—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment introduction of substances into an already existing insulating layer introduction of nitrogen into an oxide layer, e.g. changing SiO to SiON
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/3143—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers
- H01L21/3145—Inorganic layers composed of alternated layers or of mixtures of nitrides and oxides or of oxinitrides, e.g. formation of oxinitride by oxidation of nitride layers formed by deposition from a gas or vapour
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/42—Simultaneous manufacture of periphery and memory cells
- H10B41/49—Simultaneous manufacture of periphery and memory cells comprising different types of peripheral transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02126—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC
- H01L21/0214—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material containing Si, O, and at least one of H, N, C, F, or other non-metal elements, e.g. SiOC, SiOC:H or SiONC the material being a silicon oxynitride, e.g. SiON or SiON:H
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/954—Making oxide-nitride-oxide device
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Plasma & Fusion (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
- Formation Of Insulating Films (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002256195A JP2004095918A (ja) | 2002-08-30 | 2002-08-30 | 半導体記憶装置及び半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200408115A TW200408115A (en) | 2004-05-16 |
TWI264113B true TWI264113B (en) | 2006-10-11 |
Family
ID=31492692
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW092122483A TWI264113B (en) | 2002-08-30 | 2003-08-15 | Semiconductor memory device and method for manufacturing semiconductor device |
Country Status (6)
Country | Link |
---|---|
US (2) | US7098147B2 (zh) |
EP (1) | EP1394853A3 (zh) |
JP (1) | JP2004095918A (zh) |
KR (1) | KR101018371B1 (zh) |
CN (1) | CN1485891A (zh) |
TW (1) | TWI264113B (zh) |
Families Citing this family (82)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPWO2004073073A1 (ja) * | 2003-02-13 | 2006-06-01 | 東京エレクトロン株式会社 | 半導体装置の製造方法および半導体製造装置 |
KR100559994B1 (ko) * | 2003-08-08 | 2006-03-13 | 동부아남반도체 주식회사 | 측벽 방식을 이용한 플래시 메모리의 플로팅 게이트 형성방법 |
US6992370B1 (en) * | 2003-09-04 | 2006-01-31 | Advanced Micro Devices, Inc. | Memory cell structure having nitride layer with reduced charge loss and method for fabricating same |
JP4522916B2 (ja) * | 2005-06-27 | 2010-08-11 | 東京エレクトロン株式会社 | プラズマ窒化処理方法、制御プログラム、コンピュータ記憶媒体およびプラズマ処理装置 |
US7183166B2 (en) * | 2003-11-25 | 2007-02-27 | Macronix International Co., Ltd. | Method for forming oxide on ONO structure |
KR100539158B1 (ko) * | 2004-04-20 | 2005-12-26 | 주식회사 하이닉스반도체 | 플래쉬 메모리 소자의 게이트간 유전막 형성 방법 |
JP4477422B2 (ja) | 2004-06-07 | 2010-06-09 | 株式会社ルネサステクノロジ | 不揮発性半導体記憶装置の製造方法 |
JP4296128B2 (ja) | 2004-06-23 | 2009-07-15 | 株式会社東芝 | 不揮発性半導体メモリ装置及びその製造方法 |
KR100620062B1 (ko) * | 2004-06-30 | 2006-09-08 | 주식회사 하이닉스반도체 | 비휘발성 메모리 소자 제조방법 |
KR100623597B1 (ko) * | 2004-07-06 | 2006-09-19 | 주식회사 하이닉스반도체 | 라디컬 산화에 의한 반도체 소자 제조 방법 |
KR100607346B1 (ko) * | 2005-01-13 | 2006-07-31 | 주식회사 하이닉스반도체 | 플래쉬 메모리 소자의 제조 방법 |
KR100636022B1 (ko) * | 2005-04-08 | 2006-10-18 | 삼성전자주식회사 | 반도체 장치의 박막 형성 방법 및 이를 이용한 불휘발성메모리 장치의 제조 방법. |
JP2006303010A (ja) * | 2005-04-18 | 2006-11-02 | Toshiba Corp | 半導体装置およびその製造方法 |
JP2006310601A (ja) * | 2005-04-28 | 2006-11-09 | Toshiba Corp | 半導体装置およびその製造方法 |
US8318554B2 (en) * | 2005-04-28 | 2012-11-27 | Semiconductor Energy Laboratory Co., Ltd. | Method of forming gate insulating film for thin film transistors using plasma oxidation |
KR100766229B1 (ko) * | 2005-05-30 | 2007-10-10 | 주식회사 하이닉스반도체 | 플래시 메모리 소자의 제조 방법 |
EP1898456A4 (en) * | 2005-06-08 | 2009-11-18 | Univ Tohoku | PLASMA NITRURATION METHOD, SEMICONDUCTOR DEVICE MANUFACTURING METHOD, AND PLASMA PROCESSING APPARATUS |
JP5032056B2 (ja) * | 2005-07-25 | 2012-09-26 | 株式会社東芝 | 不揮発性半導体メモリ装置の製造方法 |
US7838347B2 (en) * | 2005-08-12 | 2010-11-23 | Semiconductor Energy Laboratory Co., Ltd. | Display device and manufacturing method of display device |
KR100668958B1 (ko) * | 2005-09-05 | 2007-01-12 | 동부일렉트로닉스 주식회사 | 플래쉬 메모리 및 그 제조 방법 |
US7888217B2 (en) * | 2005-10-20 | 2011-02-15 | Applied Materials, Inc. | Method for fabricating a gate dielectric of a field effect transistor |
US7727828B2 (en) * | 2005-10-20 | 2010-06-01 | Applied Materials, Inc. | Method for fabricating a gate dielectric of a field effect transistor |
WO2007142690A2 (en) | 2005-11-04 | 2007-12-13 | Applied Materials, Inc. | Apparatus and process for plasma-enhanced atomic layer deposition |
US7824991B2 (en) * | 2006-01-18 | 2010-11-02 | Macronix International Co., Ltd. | Method for nitridation of the interface between a dielectric and a substrate in a MOS device |
KR100745370B1 (ko) * | 2006-01-20 | 2007-08-02 | 삼성전자주식회사 | 반도체 디바이스의 절연막 제조방법 |
EP1818989A3 (en) * | 2006-02-10 | 2010-12-01 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor storage device and manufacturing method thereof |
US7651909B2 (en) * | 2006-03-15 | 2010-01-26 | United Microelectronics Corp. | Method for fabricating metal-insulator-metal capacitor |
TWI416738B (zh) * | 2006-03-21 | 2013-11-21 | Semiconductor Energy Lab | 非揮發性半導體記憶體裝置 |
KR101488516B1 (ko) * | 2006-03-21 | 2015-02-02 | 가부시키가이샤 한도오따이 에네루기 켄큐쇼 | 불휘발성 반도체 기억장치 |
EP1837917A1 (en) * | 2006-03-21 | 2007-09-26 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
EP1837900A3 (en) * | 2006-03-21 | 2008-10-15 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
KR100980529B1 (ko) * | 2006-03-27 | 2010-09-06 | 도쿄엘렉트론가부시키가이샤 | 플라즈마 처리 장치 |
EP1840947A3 (en) * | 2006-03-31 | 2008-08-13 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
US7786526B2 (en) * | 2006-03-31 | 2010-08-31 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
US8022460B2 (en) * | 2006-03-31 | 2011-09-20 | Semiconductor Energy Laboratory Co., Ltd. | Nonvolatile semiconductor memory device |
US7554854B2 (en) * | 2006-03-31 | 2009-06-30 | Semiconductor Energy Laboratory Co., Ltd. | Method for deleting data from NAND type nonvolatile memory |
US7799649B2 (en) * | 2006-04-13 | 2010-09-21 | Texas Instruments Incorporated | Method for forming multi gate devices using a silicon oxide masking layer |
US7692223B2 (en) * | 2006-04-28 | 2010-04-06 | Semiconductor Energy Laboratory Co., Ltd | Semiconductor device and method for manufacturing the same |
US8114781B2 (en) * | 2006-06-29 | 2012-02-14 | Tokyo Electron Limited | Substrate processing method and substrate processing apparatus |
JP5102467B2 (ja) * | 2006-06-29 | 2012-12-19 | 東京エレクトロン株式会社 | 基板処理方法 |
JP5107541B2 (ja) * | 2006-08-22 | 2012-12-26 | ルネサスエレクトロニクス株式会社 | 絶縁膜形成方法および半導体装置の製造方法 |
DE502006008861D1 (de) * | 2006-09-29 | 2011-03-17 | Siemens Ag | Verfahren und vorrichtung zur abscheidung einer nichtmetallischen beschichtung mittels kaltgas-spritzen |
JP5008957B2 (ja) | 2006-11-30 | 2012-08-22 | 東京エレクトロン株式会社 | シリコン窒化膜の形成方法、形成装置、形成装置の処理方法及びプログラム |
US8642441B1 (en) * | 2006-12-15 | 2014-02-04 | Spansion Llc | Self-aligned STI with single poly for manufacturing a flash memory device |
US20080150002A1 (en) | 2006-12-22 | 2008-06-26 | Jeong-Mo Hwang | Simultaneous Formation of a Top Oxide Layer in a Silicon-Oxide-Nitride-Oxide-Silicon (SONOS) Transistor and a Gate Oxide in a Metal Oxide Semiconductor (MOS) |
US8643124B2 (en) | 2007-05-25 | 2014-02-04 | Cypress Semiconductor Corporation | Oxide-nitride-oxide stack having multiple oxynitride layers |
US9449831B2 (en) | 2007-05-25 | 2016-09-20 | Cypress Semiconductor Corporation | Oxide-nitride-oxide stack having multiple oxynitride layers |
US8614124B2 (en) * | 2007-05-25 | 2013-12-24 | Cypress Semiconductor Corporation | SONOS ONO stack scaling |
US8633537B2 (en) | 2007-05-25 | 2014-01-21 | Cypress Semiconductor Corporation | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US20090179253A1 (en) | 2007-05-25 | 2009-07-16 | Cypress Semiconductor Corporation | Oxide-nitride-oxide stack having multiple oxynitride layers |
US8063434B1 (en) | 2007-05-25 | 2011-11-22 | Cypress Semiconductor Corporation | Memory transistor with multiple charge storing layers and a high work function gate electrode |
US8940645B2 (en) | 2007-05-25 | 2015-01-27 | Cypress Semiconductor Corporation | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US8283261B2 (en) * | 2007-05-25 | 2012-10-09 | Cypress Semiconductor Corporation | Radical oxidation process for fabricating a nonvolatile charge trap memory device |
US9299568B2 (en) | 2007-05-25 | 2016-03-29 | Cypress Semiconductor Corporation | SONOS ONO stack scaling |
KR101338158B1 (ko) * | 2007-07-16 | 2013-12-06 | 삼성전자주식회사 | 비휘발성 기억 소자 및 그 형성 방법 |
US7645709B2 (en) * | 2007-07-30 | 2010-01-12 | Applied Materials, Inc. | Methods for low temperature oxidation of a semiconductor device |
US9431549B2 (en) | 2007-12-12 | 2016-08-30 | Cypress Semiconductor Corporation | Nonvolatile charge trap memory device having a high dielectric constant blocking region |
JP2009158775A (ja) * | 2007-12-27 | 2009-07-16 | Toshiba Corp | 不揮発性半導体記憶装置及びその製造方法 |
EP2225774A4 (en) | 2007-12-27 | 2013-04-24 | Toshiba Kk | SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD THEREFOR |
KR100941863B1 (ko) | 2008-01-02 | 2010-02-11 | 주식회사 하이닉스반도체 | 플래시 메모리 소자의 터널 절연막 및 이의 형성 방법 |
US9132693B2 (en) | 2008-09-16 | 2015-09-15 | Koninklijke Philps N.V. | Capacitive micromachine ultrasound transducer |
US8551858B2 (en) * | 2010-02-03 | 2013-10-08 | Spansion Llc | Self-aligned SI rich nitride charge trap layer isolation for charge trap flash memory |
US8173516B2 (en) * | 2010-02-11 | 2012-05-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of forming shallow trench isolation structure |
JP5476161B2 (ja) * | 2010-03-02 | 2014-04-23 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
JP5549411B2 (ja) * | 2010-06-18 | 2014-07-16 | 富士通セミコンダクター株式会社 | 半導体素子の製造方法、半導体メモリの製造方法、及び半導体素子 |
US20120276730A1 (en) * | 2011-04-27 | 2012-11-01 | Nanya Technology Corporation | Methods for fabricating a gate dielectric layer and for fabricating a gate structure |
US8741785B2 (en) | 2011-10-27 | 2014-06-03 | Applied Materials, Inc. | Remote plasma radical treatment of silicon oxide |
US8685813B2 (en) | 2012-02-15 | 2014-04-01 | Cypress Semiconductor Corporation | Method of integrating a charge-trapping gate stack into a CMOS flow |
CN104321877B (zh) * | 2012-03-29 | 2018-09-14 | 赛普拉斯半导体公司 | 将ono集成到逻辑cmos流程中的方法 |
CN103426747A (zh) * | 2012-05-14 | 2013-12-04 | 无锡华润上华科技有限公司 | 一种控制在炉管内生成的氧化层厚度的方法 |
KR102146640B1 (ko) * | 2012-07-01 | 2020-08-21 | 롱지튜드 플래쉬 메모리 솔루션즈 리미티드 | 비휘발성 전하 트랩 메모리 디바이스를 제조하기 위한 라디칼 산화 프로세스 |
CN103887601B (zh) * | 2012-12-20 | 2015-10-28 | 中国科学院上海微系统与信息技术研究所 | 折叠槽天线结构及其制作方法 |
CN104617080B (zh) * | 2013-11-05 | 2017-08-25 | 中芯国际集成电路制造(上海)有限公司 | 测试键结构及其形成方法 |
JP6187184B2 (ja) * | 2013-11-20 | 2017-08-30 | 富士通セミコンダクター株式会社 | 半導体装置の製造方法及び半導体装置 |
US9218978B1 (en) * | 2015-03-09 | 2015-12-22 | Cypress Semiconductor Corporation | Method of ONO stack formation |
CN106298671A (zh) * | 2015-05-11 | 2017-01-04 | 联华电子股份有限公司 | 具sonos存储单元的非挥发性存储器的制造方法 |
CN104952734B (zh) * | 2015-07-16 | 2020-01-24 | 矽力杰半导体技术(杭州)有限公司 | 半导体结构及其制造方法 |
DE102016124968B4 (de) | 2016-12-20 | 2024-01-18 | Infineon Technologies Ag | Ausbilden von Siliziumoxidschichten durch Oxidation mit Radikalen |
CN108807139A (zh) * | 2017-05-05 | 2018-11-13 | 上海新昇半导体科技有限公司 | 氧化硅生长系统、方法及半导体测试结构的制作方法 |
US11049968B2 (en) * | 2018-03-07 | 2021-06-29 | X-Fab Semiconductor Foundries Gmbh | Semiconductor device and method of manufacturing a semiconductor device |
CN109285760B (zh) * | 2018-09-17 | 2021-10-29 | 中国科学院苏州纳米技术与纳米仿生研究所 | 氮化硅介电层的制作方法、约瑟夫森结及超导量子比特 |
CN111258453A (zh) * | 2020-01-15 | 2020-06-09 | 京东方科技集团股份有限公司 | 一种触控面板、其制作方法及显示装置 |
Family Cites Families (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH07118522B2 (ja) * | 1990-10-24 | 1995-12-18 | インターナショナル・ビジネス・マシーンズ・コーポレイション | 基板表面を酸化処理するための方法及び半導体の構造 |
JPH04184932A (ja) | 1990-11-20 | 1992-07-01 | Sony Corp | パッシベーション膜の形成方法 |
JPH08250488A (ja) * | 1995-01-13 | 1996-09-27 | Seiko Epson Corp | プラズマ処理装置及びその方法 |
US5589413A (en) * | 1995-11-27 | 1996-12-31 | Taiwan Semiconductor Manufacturing Company | Method of manufacturing self-aligned bit-line during EPROM fabrication |
JPH09223752A (ja) * | 1996-02-16 | 1997-08-26 | Hitachi Ltd | 不揮発性半導体記憶装置の製造方法 |
US5668035A (en) * | 1996-06-10 | 1997-09-16 | Taiwan Semiconductor Manufacturing Company Ltd. | Method for fabricating a dual-gate dielectric module for memory with embedded logic technology |
US6287988B1 (en) * | 1997-03-18 | 2001-09-11 | Kabushiki Kaisha Toshiba | Semiconductor device manufacturing method, semiconductor device manufacturing apparatus and semiconductor device |
US5861347A (en) * | 1997-07-03 | 1999-01-19 | Motorola Inc. | Method for forming a high voltage gate dielectric for use in integrated circuit |
US6028393A (en) * | 1998-01-22 | 2000-02-22 | Energy Conversion Devices, Inc. | E-beam/microwave gas jet PECVD method and apparatus for depositing and/or surface modification of thin film materials |
US6087229A (en) * | 1998-03-09 | 2000-07-11 | Lsi Logic Corporation | Composite semiconductor gate dielectrics |
US6531364B1 (en) * | 1998-08-05 | 2003-03-11 | Advanced Micro Devices, Inc. | Advanced fabrication technique to form ultra thin gate dielectric using a sacrificial polysilicon seed layer |
US6133096A (en) * | 1998-12-10 | 2000-10-17 | Su; Hung-Der | Process for simultaneously fabricating a stack gate flash memory cell and salicided periphereral devices |
US6383861B1 (en) * | 1999-02-18 | 2002-05-07 | Micron Technology, Inc. | Method of fabricating a dual gate dielectric |
KR100745495B1 (ko) * | 1999-03-10 | 2007-08-03 | 동경 엘렉트론 주식회사 | 반도체 제조방법 및 반도체 제조장치 |
US6248635B1 (en) * | 1999-10-25 | 2001-06-19 | Advanced Micro Devices, Inc. | Process for fabricating a bit-line in a monos device using a dual layer hard mask |
US6406960B1 (en) * | 1999-10-25 | 2002-06-18 | Advanced Micro Devices, Inc. | Process for fabricating an ONO structure having a silicon-rich silicon nitride layer |
US6326268B1 (en) * | 1999-10-25 | 2001-12-04 | Advanced Micro Devices, Inc. | Method of fabricating a MONOS flash cell using shallow trench isolation |
KR100760078B1 (ko) * | 2000-03-13 | 2007-09-18 | 다다히로 오미 | 산화막의 형성 방법, 질화막의 형성 방법, 산질화막의 형성 방법, 산화막의 스퍼터링 방법, 질화막의 스퍼터링 방법, 산질화막의 스퍼터링 방법, 게이트 절연막의 형성 방법 |
EP1334458A2 (en) * | 2000-11-10 | 2003-08-13 | Affinnova, Inc. | Method and apparatus for dynamic, real-time market segmentation |
US6436771B1 (en) * | 2001-07-12 | 2002-08-20 | Taiwan Semiconductor Manufacturing Company | Method of forming a semiconductor device with multiple thickness gate dielectric layers |
US20030040171A1 (en) * | 2001-08-22 | 2003-02-27 | Weimer Ronald A. | Method of composite gate formation |
JP3746968B2 (ja) * | 2001-08-29 | 2006-02-22 | 東京エレクトロン株式会社 | 絶縁膜の形成方法および形成システム |
US6479402B1 (en) * | 2001-12-03 | 2002-11-12 | Taiwan Semiconductor Manufacturing Company | Method to improve adhesion of molding compound by providing an oxygen rich film over the top surface of a passivation layer |
KR100437451B1 (ko) * | 2002-05-07 | 2004-06-23 | 삼성전자주식회사 | 트랩형 비휘발성 메모리 장치의 제조 방법 |
EP1512165A2 (en) * | 2002-06-12 | 2005-03-09 | Applied Materials, Inc. | Plasma apparatus and method for processing a substrate |
JP2004095889A (ja) * | 2002-08-30 | 2004-03-25 | Fasl Japan Ltd | 半導体記憶装置及びその製造方法 |
US6740605B1 (en) * | 2003-05-05 | 2004-05-25 | Advanced Micro Devices, Inc. | Process for reducing hydrogen contamination in dielectric materials in memory devices |
US20050040479A1 (en) * | 2003-08-20 | 2005-02-24 | Pdf Solutions | Oxide-Nitride-Oxide spacer with oxide layers free of nitridization |
-
2002
- 2002-08-30 JP JP2002256195A patent/JP2004095918A/ja active Pending
-
2003
- 2003-08-15 TW TW092122483A patent/TWI264113B/zh active
- 2003-08-20 US US10/643,967 patent/US7098147B2/en not_active Expired - Fee Related
- 2003-08-27 EP EP03018762A patent/EP1394853A3/en not_active Withdrawn
- 2003-08-28 KR KR1020030059810A patent/KR101018371B1/ko not_active IP Right Cessation
- 2003-08-29 CN CNA031560822A patent/CN1485891A/zh active Pending
-
2006
- 2006-05-26 US US11/441,237 patent/US20060228899A1/en not_active Abandoned
Also Published As
Publication number | Publication date |
---|---|
CN1485891A (zh) | 2004-03-31 |
KR20040019986A (ko) | 2004-03-06 |
US20040043638A1 (en) | 2004-03-04 |
TW200408115A (en) | 2004-05-16 |
JP2004095918A (ja) | 2004-03-25 |
US20060228899A1 (en) | 2006-10-12 |
US7098147B2 (en) | 2006-08-29 |
EP1394853A3 (en) | 2009-11-25 |
EP1394853A2 (en) | 2004-03-03 |
KR101018371B1 (ko) | 2011-03-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI264113B (en) | Semiconductor memory device and method for manufacturing semiconductor device | |
EP1463121A4 (en) | SEMICONDUCTOR COMPONENT AND MANUFACTURING METHOD THEREFOR | |
WO2003019650A1 (fr) | Dispositif a semiconducteur et son procede de production | |
ATE387928T1 (de) | Katheterspitze | |
WO2008055150A3 (en) | Method of fabricating a nitrided silicon oxide gate dielectric layer | |
TW200504814A (en) | Semiconductor device and method for manufacturing semiconductor device | |
WO2002084727A3 (en) | Method of fabricating an oxide layer on a silicon carbide layer utilizing an anneal in a hydrogen environment | |
WO2002017337A3 (en) | LOWER THERMAL BUDGET SiON BARRIER FOR MIS TANOX STACK CAPACITOR | |
TW200733234A (en) | Method for manufacturing silicon carbide semiconductor device | |
TW200605264A (en) | Semiconductor device and manufacturing method thereof | |
WO2008081724A1 (ja) | 絶縁膜の形成方法および半導体装置の製造方法 | |
JP2006032948A (ja) | 複合誘電膜の形成方法、及びこれを用いる半導体装置の製造方法 | |
TW200620470A (en) | Semiconductor device | |
TWI257128B (en) | Retrograde trench isolation structures | |
WO2005083795A8 (ja) | 半導体装置の製造方法及びプラズマ酸化処理方法 | |
TW200618299A (en) | Fabrication method of thin film transistor | |
JP2000195856A (ja) | 半導体素子のゲ―ト酸化膜形成方法 | |
US20120329285A1 (en) | Gate dielectric layer forming method | |
EP1396884A3 (en) | Interlayer insulation film used for multilayer interconnect of semiconductor integrated circuit and method of manufacturing the same | |
TW200603336A (en) | Semiconductor device and manufacturing method thereof | |
TW200636931A (en) | Semiconductor device having nitridated oxide layer and method therefor | |
JP2006073796A (ja) | 半導体装置及びその製造方法 | |
TW200605329A (en) | Capacitor and method for manufacturing the same | |
JP4477981B2 (ja) | 半導体装置の製造方法 | |
JP2006135229A (ja) | 絶縁膜の成膜方法及びその絶縁膜を備えた半導体装置 |