TW276356B - - Google Patents

Download PDF

Info

Publication number
TW276356B
TW276356B TW084100826A TW84100826A TW276356B TW 276356 B TW276356 B TW 276356B TW 084100826 A TW084100826 A TW 084100826A TW 84100826 A TW84100826 A TW 84100826A TW 276356 B TW276356 B TW 276356B
Authority
TW
Taiwan
Prior art keywords
item
patent application
substrate
pads
flat package
Prior art date
Application number
TW084100826A
Other languages
English (en)
Chinese (zh)
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of TW276356B publication Critical patent/TW276356B/zh

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49822—Multilayer substrates
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15192—Resurf arrangement of the internal vias
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49126—Assembling bases
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Geometry (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Combinations Of Printed Boards (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
TW084100826A 1994-06-24 1995-01-28 TW276356B (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US26529994A 1994-06-24 1994-06-24

Publications (1)

Publication Number Publication Date
TW276356B true TW276356B (de) 1996-05-21

Family

ID=23009891

Family Applications (1)

Application Number Title Priority Date Filing Date
TW084100826A TW276356B (de) 1994-06-24 1995-01-28

Country Status (4)

Country Link
US (2) US5669136A (de)
EP (1) EP0689247A1 (de)
JP (1) JP3084209B2 (de)
TW (1) TW276356B (de)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI483361B (zh) * 2012-03-23 2015-05-01 Chipmos Technologies Inc 半導體封裝基板以及半導體封裝結構

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6323549B1 (en) * 1996-08-29 2001-11-27 L. Pierre deRochemont Ceramic composite wiring structures for semiconductor devices and method of manufacture
US5870823A (en) * 1996-11-27 1999-02-16 International Business Machines Corporation Method of forming a multilayer electronic packaging substrate with integral cooling channels
US6054653A (en) * 1998-01-28 2000-04-25 Hansen; Gregory Robert Apparatus for attaching a surface mount component
US6285080B1 (en) * 1998-11-23 2001-09-04 International Business Machines Corporation Planar metallized substrate with embedded camber control material and method thereof
PT1433368E (pt) * 2001-10-01 2005-05-31 Nagraid Sa Circuito electronico que compreende pontes condutoras e metodos de realizacao das mesmas
US20070176295A1 (en) * 2006-02-01 2007-08-02 International Business Machines Corporation Contact via scheme with staggered vias
JP4465343B2 (ja) 2006-12-05 2010-05-19 Ｏｋｉセミコンダクタ株式会社 半導体記憶装置
SG155096A1 (en) 2008-03-03 2009-09-30 Micron Technology Inc Board-on-chip type substrates with conductive traces in multiple planes, semiconductor device packages including such substrates, and associated methods

Family Cites Families (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3852877A (en) * 1969-08-06 1974-12-10 Ibm Multilayer circuits
US3726002A (en) * 1971-08-27 1973-04-10 Ibm Process for forming a multi-layer glass-metal module adaptable for integral mounting to a dissimilar refractory substrate
FR2332545A1 (fr) * 1975-11-21 1977-06-17 Cit Alcatel Support de connexions pour fibres optiques et procede pour sa mise en oeuvre
JPS5328266A (en) * 1976-08-13 1978-03-16 Fujitsu Ltd Method of producing multilayer ceramic substrate
US4221047A (en) * 1979-03-23 1980-09-09 International Business Machines Corporation Multilayered glass-ceramic substrate for mounting of semiconductor device
JPS5615059U (de) * 1979-07-11 1981-02-09
JPS56126948A (en) * 1980-03-12 1981-10-05 Hitachi Ltd Highly integrated semiconductor
US4417392A (en) * 1980-05-15 1983-11-29 Cts Corporation Process of making multi-layer ceramic package
US4443278A (en) * 1981-05-26 1984-04-17 International Business Machines Corporation Inspection of multilayer ceramic circuit modules by electrical inspection of green specimens
US4437141A (en) * 1981-09-14 1984-03-13 Texas Instruments Incorporated High terminal count integrated circuit device package
JPS58137884A (ja) * 1982-02-10 1983-08-16 富士通株式会社 Ｃｒｔ表示装置
JPS6035524A (ja) * 1983-08-08 1985-02-23 Hitachi Micro Comput Eng Ltd 半導体装置
JPS6035545A (ja) * 1983-09-12 1985-02-23 Hitachi Ltd リードレス型セラミツク・チツプ・キヤリア
FR2556503B1 (fr) * 1983-12-08 1986-12-12 Eurofarad Substrat d'interconnexion en alumine pour composant electronique
JPS60137884A (ja) * 1983-12-26 1985-07-22 株式会社日立製作所 セラミツク多層配線回路基板の製造法
USH498H (en) * 1984-08-31 1988-07-05 Electronic component including soldered electrical leads
JPS61253839A (ja) * 1985-05-07 1986-11-11 Hitachi Ltd 半導体パツケ−ジ
US4677254A (en) * 1985-08-07 1987-06-30 International Business Machines Corporation Process for minimizing distortion in multilayer ceramic substrates and the intermediate unsintered green ceramic substrate produced thereby
JPS6243160A (ja) * 1985-08-20 1987-02-25 Murata Mfg Co Ltd 電極構造
FR2603739B1 (fr) * 1986-09-05 1988-12-09 Cimsa Sintra Boitier de composant electronique muni de broches de connexion comportant un micro-boitier amovible
US4736275A (en) * 1987-02-09 1988-04-05 Augat Inc. Circuit board contact guide pattern
US4821945A (en) * 1987-07-01 1989-04-18 International Business Machines Single lead automatic clamping and bonding system
JPH01207955A (ja) * 1988-02-15 1989-08-21 Nec Corp 半導体装置
US4852788A (en) * 1988-06-16 1989-08-01 American Technology, Inc. Method and apparatus of ultrasonic gang welding
JP2521518B2 (ja) * 1988-06-30 1996-08-07 松下電子工業株式会社 半導体集積回路パッケ―ジ
JPH0265265A (ja) * 1988-08-31 1990-03-05 Nec Corp 半導体ケース
JPH02251146A (ja) * 1989-03-24 1990-10-08 Nec Corp Ｉｃチップ
JPH038366A (ja) * 1989-06-06 1991-01-16 Toshiba Corp 半導体装置用パッケージ
JPH03145186A (ja) * 1989-10-30 1991-06-20 Mitsubishi Electric Corp 半導体モジュール
US5191404A (en) * 1989-12-20 1993-03-02 Digital Equipment Corporation High density memory array packaging
JP2799472B2 (ja) * 1990-05-31 1998-09-17 イビデン株式会社 電子部品搭載用基板
JPH0456358A (ja) * 1990-06-26 1992-02-24 Mitsubishi Electric Corp 半導体装置
US5048178A (en) * 1990-10-23 1991-09-17 International Business Machines Corp. Alignment--registration tool for fabricating multi-layer electronic packages
JPH05160292A (ja) * 1991-06-06 1993-06-25 Toshiba Corp 多層パッケージ
JPH05109977A (ja) * 1991-10-18 1993-04-30 Mitsubishi Electric Corp 半導体装置
US5454161A (en) * 1993-04-29 1995-10-03 Fujitsu Limited Through hole interconnect substrate fabrication process

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI483361B (zh) * 2012-03-23 2015-05-01 Chipmos Technologies Inc 半導體封裝基板以及半導體封裝結構
US9082710B2 (en) 2012-03-23 2015-07-14 Chipmos Technologies, Inc. Chip packaging substrate and chip packaging structure

Also Published As

Publication number Publication date
JPH0817965A (ja) 1996-01-19
US5790386A (en) 1998-08-04
JP3084209B2 (ja) 2000-09-04
EP0689247A1 (de) 1995-12-27
US5669136A (en) 1997-09-23

Similar Documents

Publication Publication Date Title
TW463191B (en) Monolithic capacitor
TW312844B (de)
US6869825B2 (en) Folded BGA package design with shortened communication paths and more electrical routing flexibility
TW473950B (en) Semiconductor device and its manufacturing method, manufacturing apparatus, circuit base board and electronic machine
TW445551B (en) Semiconductor device, its manufacture, circuit board, and electronic apparatus
JPH07505505A (ja) バイアのない１つ以上の電力／接地平面を有するリードフレーム
TW201101443A (en) Substrate having leads
JPS6273650A (ja) 電気部品
JP4981696B2 (ja) パッケージ
TW276356B (de)
TW200400605A (en) Method of eliminating back-end rerouting in ball grid array packaging and apparatus made from same
TW490839B (en) Conducting wire layer structure
JP2005136232A (ja) 配線基板
JP6595580B2 (ja) 配線基板、電子装置および電子モジュール
JP5233339B2 (ja) 半導体装置及び半導体装置の製造方法
JP2004087717A (ja) 電子部品
CN215069957U (zh) 一种mosfet芯片结构
JP3909285B2 (ja) 配線基板
TW529215B (en) IC carrying substrate with an over voltage protection function
JP2004281470A (ja) 配線基板
JPH0719162Y2 (ja) 集積回路パッケージ
JPH0223031B2 (de)
JPH0258257A (ja) リード付き半導体パッケージ
JP3273187B2 (ja) 配線基板の製造方法
JP2004031562A5 (de)