TW200625605A - Semiconductor memory devices including offset active regions - Google Patents
Semiconductor memory devices including offset active regionsInfo
- Publication number
- TW200625605A TW200625605A TW094133436A TW94133436A TW200625605A TW 200625605 A TW200625605 A TW 200625605A TW 094133436 A TW094133436 A TW 094133436A TW 94133436 A TW94133436 A TW 94133436A TW 200625605 A TW200625605 A TW 200625605A
- Authority
- TW
- Taiwan
- Prior art keywords
- active regions
- semiconductor memory
- memory devices
- devices including
- including offset
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title abstract 2
- 239000000758 substrate Substances 0.000 abstract 3
- 238000002955 isolation Methods 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
- H10B12/315—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor with the capacitor higher than a bit line
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/48—Data lines or contacts therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0207—Geometrical layout of the components, e.g. computer aided design; custom LSI, semi-custom LSI, standard cell technique
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B53/00—Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Semiconductor Memories (AREA)
- Dram (AREA)
- Element Separation (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020040080460A KR100706233B1 (ko) | 2004-10-08 | 2004-10-08 | 반도체 기억 소자 및 그 제조방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200625605A true TW200625605A (en) | 2006-07-16 |
TWI280655B TWI280655B (en) | 2007-05-01 |
Family
ID=36089082
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW094133436A TWI280655B (en) | 2004-10-08 | 2005-09-27 | Semiconductor memory devices including offset active regions |
Country Status (6)
Country | Link |
---|---|
US (3) | US8013375B2 (zh) |
JP (1) | JP2006108691A (zh) |
KR (1) | KR100706233B1 (zh) |
CN (1) | CN1779978A (zh) |
DE (1) | DE102005047989B4 (zh) |
TW (1) | TWI280655B (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI549280B (zh) * | 2014-05-30 | 2016-09-11 | 華亞科技股份有限公司 | 具有單層支撐結構的圓柱狀存儲節點 |
Families Citing this family (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20090035569A (ko) * | 2006-08-03 | 2009-04-09 | 쓰리엠 이노베이티브 프로퍼티즈 컴파니 | 길이가 긴 가요성 회로 및 그 제조 방법 |
KR100796644B1 (ko) * | 2007-02-22 | 2008-01-22 | 삼성전자주식회사 | 디램 소자 및 그 형성 방법 |
US7895533B2 (en) | 2007-03-13 | 2011-02-22 | Apple Inc. | Interactive image thumbnails |
JP5693809B2 (ja) * | 2008-07-04 | 2015-04-01 | ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. | 半導体装置及びその製造方法 |
JP2010219326A (ja) * | 2009-03-17 | 2010-09-30 | Elpida Memory Inc | 半導体記憶装置及びその製造方法 |
KR101057196B1 (ko) * | 2009-06-30 | 2011-08-16 | 주식회사 하이닉스반도체 | 반도체 소자의 비트라인 형성방법 |
JP2014056941A (ja) | 2012-09-12 | 2014-03-27 | Toshiba Corp | 抵抗変化型メモリ |
KR102003004B1 (ko) | 2012-09-12 | 2019-07-23 | 삼성전자주식회사 | 매립 게이트를 포함하는 반도체 소자 및 그 제조 방법 |
JP2015053337A (ja) | 2013-09-05 | 2015-03-19 | マイクロン テクノロジー, インク. | 半導体装置及びその製造方法 |
TW201546804A (zh) * | 2014-02-05 | 2015-12-16 | Conversant Intellectual Property Man Inc | 有可製造的電容的動態隨機存取記憶體裝置 |
KR102554495B1 (ko) * | 2016-01-22 | 2023-07-12 | 에스케이하이닉스 주식회사 | 수평적 커플링 구조를 갖는 불휘발성 메모리셀 및 이를 이용한 메모리 셀 어레이 |
CN107910330B (zh) * | 2017-11-29 | 2023-09-19 | 长鑫存储技术有限公司 | 动态随机存取存储器阵列及其版图结构、制作方法 |
US10692872B2 (en) * | 2017-12-12 | 2020-06-23 | Varian Semiconductor Equipment Associates, Inc. | Device structure for forming semiconductor device having angled contacts |
CN112885781B (zh) * | 2019-11-29 | 2022-06-24 | 长鑫存储技术有限公司 | 有源区的制备方法及半导体器件 |
CN117690909A (zh) * | 2022-09-01 | 2024-03-12 | 长鑫存储技术有限公司 | 半导体结构以及存储器 |
Family Cites Families (38)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US61145A (en) * | 1867-01-15 | Ooooooooo | ||
JPS61110459A (ja) * | 1984-11-02 | 1986-05-28 | Nippon Telegr & Teleph Corp <Ntt> | 半導体メモリ |
JPH04279055A (ja) * | 1991-01-08 | 1992-10-05 | Nec Corp | 半導体メモリ |
JP2806676B2 (ja) * | 1992-02-19 | 1998-09-30 | シャープ株式会社 | ダイナミックランダムアクセスメモリ |
US5783471A (en) * | 1992-10-30 | 1998-07-21 | Catalyst Semiconductor, Inc. | Structure and method for improved memory arrays and improved electrical contacts in semiconductor devices |
JP2884962B2 (ja) | 1992-10-30 | 1999-04-19 | 日本電気株式会社 | 半導体メモリ |
KR100307602B1 (ko) | 1993-08-30 | 2001-12-15 | 가나이 쓰도무 | 반도체집적회로장치및그제조방법 |
JP2638487B2 (ja) * | 1994-06-30 | 1997-08-06 | 日本電気株式会社 | 半導体記憶装置 |
JP3564610B2 (ja) | 1994-07-26 | 2004-09-15 | 株式会社ルネサステクノロジ | 不揮発性半導体記憶装置 |
JPH0982911A (ja) * | 1995-09-12 | 1997-03-28 | Toshiba Corp | ダイナミック型半導体記憶装置 |
KR100192928B1 (ko) * | 1995-09-22 | 1999-06-15 | 김영환 | 오픈 비트선 반도체소자 |
KR970018583A (ko) * | 1995-09-27 | 1997-04-30 | 김광호 | 반도체 메모리 장치 |
KR100454373B1 (ko) | 1995-12-21 | 2004-12-30 | 텍사스 인스트루먼츠 인코포레이티드 | Dramcob비트라인및모우트구성 |
EP0780901A3 (en) | 1995-12-21 | 1999-11-10 | Texas Instruments Incorporated | DRAM cell array layout |
US6291846B1 (en) | 1996-06-19 | 2001-09-18 | Fujitsu Limited | DRAM semiconductor device including oblique area in active regions and its manufacture |
JP2839874B2 (ja) * | 1996-09-17 | 1998-12-16 | 株式会社日立製作所 | 半導体記憶装置 |
JP3087712B2 (ja) | 1997-12-19 | 2000-09-11 | 日本電気株式会社 | 半導体記憶装置 |
EP0971403A1 (en) * | 1998-07-07 | 2000-01-12 | Interuniversitair Microelektronica Centrum Vzw | Method for forming copper-containing metal studs |
KR100291182B1 (ko) | 1998-10-28 | 2001-07-12 | 박종섭 | 강유전체메모리장치 |
JP4063450B2 (ja) * | 1999-06-14 | 2008-03-19 | エルピーダメモリ株式会社 | 半導体集積回路装置 |
TW503396B (en) | 1999-12-03 | 2002-09-21 | Hitachi Ltd | Semiconductor device |
KR100326811B1 (ko) * | 1999-12-31 | 2002-03-04 | 박종섭 | 반도체소자의 비트라인 형성방법 |
JP2002107285A (ja) * | 2000-09-29 | 2002-04-10 | Jeol Ltd | 磁気力顕微鏡 |
JP2002270788A (ja) | 2001-03-14 | 2002-09-20 | Fujitsu Ltd | 半導体装置及びその製造方法 |
CA2340985A1 (en) * | 2001-03-14 | 2002-09-14 | Atmos Corporation | Interleaved wordline architecture |
JP2003092364A (ja) * | 2001-05-21 | 2003-03-28 | Mitsubishi Electric Corp | 半導体記憶装置 |
KR100421051B1 (ko) * | 2001-12-15 | 2004-03-04 | 삼성전자주식회사 | 씨오비 구조를 갖는 반도체 메모리 소자의 제조방법 및그에 따라 제조된 반도체 메모리 소자 |
US20030119272A1 (en) * | 2001-12-26 | 2003-06-26 | Ga Won Lee | Semiconductor device and method for forming the same |
US6861698B2 (en) | 2002-01-24 | 2005-03-01 | Silicon Storage Technology, Inc. | Array of floating gate memory cells having strap regions and a peripheral logic device region |
JP2003273245A (ja) | 2002-03-15 | 2003-09-26 | Hitachi Ltd | 半導体記憶装置 |
KR100502410B1 (ko) | 2002-07-08 | 2005-07-19 | 삼성전자주식회사 | 디램 셀들 |
KR100465632B1 (ko) * | 2002-12-21 | 2005-01-13 | 주식회사 하이닉스반도체 | 반도체 소자의 비트라인 형성방법 |
KR20040060410A (ko) * | 2002-12-30 | 2004-07-06 | 주식회사 하이닉스반도체 | 반도체소자의 레이아웃 방법 |
JP2004221473A (ja) * | 2003-01-17 | 2004-08-05 | Renesas Technology Corp | 半導体記憶装置 |
KR100496887B1 (ko) * | 2003-03-05 | 2005-06-23 | 삼성전자주식회사 | 강유전체 기억 소자 및 그 제조 방법 |
DE10324612B4 (de) * | 2003-05-30 | 2005-08-11 | Infineon Technologies Ag | Halbleiterspeicher mit Charge-Trapping-Speicherzellen und Virtual-Ground-Architektur |
JP2005175090A (ja) | 2003-12-09 | 2005-06-30 | Toshiba Corp | 半導体メモリ装置及びその製造方法 |
KR100645040B1 (ko) | 2004-02-09 | 2006-11-10 | 삼성전자주식회사 | 소오스 스트래핑을 갖는 플래시 메모리 소자의 셀 어레이 |
-
2004
- 2004-10-08 KR KR1020040080460A patent/KR100706233B1/ko active IP Right Grant
-
2005
- 2005-09-27 TW TW094133436A patent/TWI280655B/zh active
- 2005-10-06 DE DE102005047989A patent/DE102005047989B4/de active Active
- 2005-10-07 JP JP2005295687A patent/JP2006108691A/ja active Pending
- 2005-10-08 CN CNA2005101134343A patent/CN1779978A/zh active Pending
-
2009
- 2009-05-13 US US12/465,234 patent/US8013375B2/en active Active
- 2009-05-13 US US12/465,202 patent/US8013374B2/en active Active
- 2009-05-13 US US12/465,261 patent/US20090218654A1/en not_active Abandoned
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI549280B (zh) * | 2014-05-30 | 2016-09-11 | 華亞科技股份有限公司 | 具有單層支撐結構的圓柱狀存儲節點 |
Also Published As
Publication number | Publication date |
---|---|
DE102005047989B4 (de) | 2007-12-20 |
US20090218610A1 (en) | 2009-09-03 |
US8013375B2 (en) | 2011-09-06 |
CN1779978A (zh) | 2006-05-31 |
US20090218609A1 (en) | 2009-09-03 |
JP2006108691A (ja) | 2006-04-20 |
DE102005047989A1 (de) | 2006-04-13 |
KR100706233B1 (ko) | 2007-04-11 |
US20090218654A1 (en) | 2009-09-03 |
US8013374B2 (en) | 2011-09-06 |
KR20060031429A (ko) | 2006-04-12 |
TWI280655B (en) | 2007-05-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW200625605A (en) | Semiconductor memory devices including offset active regions | |
TW200721385A (en) | Semiconductor device and manufactruing method thereof | |
TW200629544A (en) | Field effect transistor (FET) having wire channels and method of fabricating the same | |
TW200802797A (en) | Electronic substrate, semiconductor device, and electronic device | |
TW200707632A (en) | Semiconductor device and forming method thereof | |
WO2007053339A3 (en) | Method for forming a semiconductor structure and structure thereof | |
GB2429114B (en) | Semiconductor on insulator substrate and devices formed therefrom | |
SG10201406527RA (en) | System comprising a semiconductor device and structure | |
WO2007117312A3 (en) | Power device utilizing chemical mechanical planarization | |
TWI268626B (en) | Magnetic random access memory devices including contact plugs between magnetic tunnel junction structures and substrates and related methods | |
TW200802569A (en) | Methods of die sawing and structures formed thereby background of the invention | |
TW200723441A (en) | Method and circuit for reducing device performance mismatch | |
WO2006126164A3 (en) | Edge termination for semiconductor device | |
TW200727468A (en) | Semiconductor device comprising a superlattice dielectric interface layer | |
TW200717803A (en) | Nonvolatile memory devices and methods of fabricating the same | |
TW200503268A (en) | High voltage metal-oxide semiconductor device | |
TW200620653A (en) | Method of forming a raised source/drain and a semiconductor device employing the same | |
TW200620560A (en) | A device having multiple silicide types and a method for its fabrication | |
WO2006047560A3 (en) | Direct energy conversion devices with substantially contiguous depletion region | |
TW200719413A (en) | Semiconductor device and fabricating method thereof | |
WO2006130309A3 (en) | Sidewall spacers on a memory device | |
WO2006135861A3 (en) | Power semiconductor device | |
WO2007064988A3 (en) | A new nand-type flash memory device with high voltage pmos and embedded poly and methods of fabricating the same | |
SG147439A1 (en) | Semiconductor device with doped transistor | |
WO2007042834A3 (en) | Power semiconductor devices |