KR950034738A - 박막 트랜지스터의 구조 및 제조방법 - Google Patents

박막 트랜지스터의 구조 및 제조방법 Download PDF

Info

Publication number
KR950034738A
KR950034738A KR1019940010411A KR19940010411A KR950034738A KR 950034738 A KR950034738 A KR 950034738A KR 1019940010411 A KR1019940010411 A KR 1019940010411A KR 19940010411 A KR19940010411 A KR 19940010411A KR 950034738 A KR950034738 A KR 950034738A
Authority
KR
South Korea
Prior art keywords
gate electrode
semiconductor layer
thin film
insulating film
gate
Prior art date
Application number
KR1019940010411A
Other languages
English (en)
Other versions
KR0136931B1 (ko
Inventor
최종문
조석원
Original Assignee
문정환
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, 금성일렉트론 주식회사 filed Critical 문정환
Priority to KR1019940010411A priority Critical patent/KR0136931B1/ko
Priority to DE4428312A priority patent/DE4428312C2/de
Priority to US08/296,172 priority patent/US5432102A/en
Priority to JP06295999A priority patent/JP3108752B2/ja
Publication of KR950034738A publication Critical patent/KR950034738A/ko
Priority to US08/788,204 priority patent/US5723879A/en
Application granted granted Critical
Publication of KR0136931B1 publication Critical patent/KR0136931B1/ko

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78696Thin film transistors, i.e. transistors with a channel being at least partly a thin film characterised by the structure of the channel, e.g. multichannel, transverse or longitudinal shape, length or width, doping structure, or the overlap or alignment between the channel and the gate, the source or the drain, or the contacting structure of the channel
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42384Gate electrodes for field effect devices for field-effect transistors with insulated gate for thin film field effect transistors, e.g. characterised by the thickness or the shape of the insulator or the dimensions, the shape or the lay-out of the conductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742Thin film unipolar transistors
    • H01L29/6675Amorphous silicon or polysilicon transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66742Thin film unipolar transistors
    • H01L29/6675Amorphous silicon or polysilicon transistors
    • H01L29/66765Lateral single gate single channel transistors with inverted structure, i.e. the channel layer is formed after the gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H01L29/78621Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78606Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device
    • H01L29/78618Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure
    • H01L29/78621Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile
    • H01L29/78624Thin film transistors, i.e. transistors with a channel being at least partly a thin film with supplementary region or layer in the thin film or in the insulated bulk substrate supporting it for controlling or increasing the safety of the device characterised by the drain or the source properties, e.g. the doping structure, the composition, the sectional shape or the contact structure with LDD structure or an extension or an offset region or characterised by the doping profile the source and the drain regions being asymmetrical
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78642Vertical transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • H01L29/78651Silicon transistors
    • H01L29/7866Non-monocrystalline silicon transistors
    • H01L29/78672Polycrystalline or microcrystalline silicon transistor
    • H01L29/78678Polycrystalline or microcrystalline silicon transistor with inverted-type structure, e.g. with bottom gate
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10BELECTRONIC MEMORY DEVICES
    • H10B10/00Static random access memory [SRAM] devices
    • H10B10/12Static random access memory [SRAM] devices comprising a MOSFET load element
    • H10B10/125Static random access memory [SRAM] devices comprising a MOSFET load element the MOSFET being a thin film transistor [TFT]

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Thin Film Transistor (AREA)

Abstract

본 발명은 반도체소자인 박막 트랜지스터에 관한 것으로, 특히 SRAM의 메모리셀(Memory Cell)에 적당하도록 한 박막 트랜지스터의 구조 및 제조방법에 관한 것이다.
이와 같은 본 발명의 박막 트랜지스터의 구조는 기판상에 형성되는 게이트전극, 상기 게이트전극 일측에 형성되는 절연막 사이드월, 상기 기판과 게이트전극 및 사이드월에 걸쳐 형성되는 게이트 절연막, 상기 게이트 절연막위에 형성되는 반도체층, 상기 게이트전극 및 사이드월 상측과 게이트전극 타측 기판 상측의 반도체층에 선택적으로 형성되는 불순물확산 영역, 상기 게이트전극 타측면의 반도체층에 형성되는 채널영역을 포함하여 구성되고, 본 발명의 박막 트랜지스터의 제조방법은 기판 상에 게이트 전극용 반도체층을 형성하는 공정, 게이트 전극 영역을 정의하여 게이트 전극 일측을 중심으로 게이트 전극 영역이 아닌 부분의 상기 반도체층을 제거하는 공정, 상기 반도체층 일측에 절연막 사이드월(Side Wall)을 형성하는 공정, 게이트 전극타측을 중심으로 게이트 전극 타측을 중심으로 게이트 전극 영역이 아닌 부분의 반도체층을 제거하여 게이트 전극을 형성하는 공정, 전면에 게이트 절연막과 반도체층을 차례로 형성하는 공정, 상기 반도체층에 수직으로 불순물이온 주입하여 소오스 및 드레인영역을 형성하는 공정을 포함하여 이루어진 것이다.

Description

박막 트랜지스터의 구조 및 제조방법
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2도 (a)∼(e)는 본 발명의 박막 트랜지스터 공정단면도, 제3도는 본 발명의 박막 트랜지스터 사시도, 제4도는 본 발명에 따라 이온주입 농도 설명도.

Claims (11)

  1. 기판, 상기 기판상에 형성되는 게이트전극, 상기 게이트전극 일측에 형성되는 절연막 사이드월, 상기 기판과 게이트전극 및 사이드월에 걸쳐 형성되는 게이트 절연막, 상기 게이트 절연막위에 형성되는 반도체층, 상기 게이트전극 및 사이드월 상측과 게이트전극 타측 절연기판 상측의 반도체층에 선택적으로 형성되는 불순물확산 영역, 상기 게이트전극 타측면의 반도체층에 형성되는 채널영역을 포함하여 구성됨을 특징으로 하는 박막 트랜지스터의 구조.
  2. 제1항에 있어서, 게이트전극과 게이트 절연막 사이에 캡게이트 절연막이 더 형성됨을 특징으로 하는 박막 트랜지스터의 구조.
  3. 제2항에 있어서, 캡게이트 절연막의 두께는 상응하도록 채널영역에서 불순물확산 영역과 게이트전극이 옵셋됨을 특징으로 하는 박막 트랜지스터의 구조.
  4. 제1항에 있어서, 기판위에 절연막이 더 형성됨을 특징으로 하는 박막 트랜지스터의 구조.
  5. 기판 상에 게이트 전극용 반도체층을 형성하는 공정, 게이트 전극 영역을 정의하여 게이트 전극 일측을 중심을 게이트 전극 영역이 아닌 부분의 상기 반도체층을 선택적으로 제거하는 공정, 상기 반도체층 일측에 절연막 사이드월(Side Wall)을 형성하는 공정, 게이트 전측 타측을 중심으로 게이트 전극 영역이 아닌 부분의 반도체층을 선택적으로 제거하여 게이트 전극을 형성하는 공정, 전면에 게이트 절연막과 반도체층을 차례로 형성하는 공정, 상기 반도체층에 수직으로 불순물이온 주입하여 소오스 및 드레인영역을 형성하는 공정을 포함하여 이루어짐을 특징으로 하는 박막 트랜지스터의 제조방법.
  6. 제5항에 있어서, 게이트전극상에 캡게이트 절연막을 더 형성함을 특징으로 하는 박막 트랜지스터의 제조방법.
  7. 제5항에 있어서, 불순물이온 주입은 p채널 트랜지스터인 경우 p형 불순물이온을 5kev∼20kev 에너지로 1×1014∼1×1016atoms/㎠의 농도로 이온주입함을 특징으로 하는 박막 트랜지스터의 제조방법.
  8. 제5항에 있어서, 불순물이온 주입은 n채널 트랜지스터인 경우 n형 불순물이온을 10kev∼50kev 에너지로 1×1014∼1×1016atoms/㎠의 농도로 이온주입함을 특징으로 하는 박막 트랜지스터의 제조방법.
  9. 제5항에 있어서, 반도체층은 폴리시리콘을 사용함을 특징으로 하는 박막 트랜지스터의 제조방법.
  10. 제5항 또는 제9항에 있어서, 반도체층의 두께는 200∼500A으로 형성함을 특징으로 하는 박막 트랜지스터의 제조방법.
  11. 제6항에 있어서, 캡게이트 절연막의 두께는 게이트전극과 불순물확산 영역간의 옵셋되는 길이에 따라 결정됨을 특징으로 하는 박막 트랜지스터의 제조방법.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019940010411A 1994-05-12 1994-05-12 박막 트랜지스터의 구조 및 제조방법 KR0136931B1 (ko)

Priority Applications (5)

Application Number Priority Date Filing Date Title
KR1019940010411A KR0136931B1 (ko) 1994-05-12 1994-05-12 박막 트랜지스터의 구조 및 제조방법
DE4428312A DE4428312C2 (de) 1994-05-12 1994-08-10 Dünnfilmtransistor und Verfahren zu seiner Herstellung
US08/296,172 US5432102A (en) 1994-05-12 1994-08-29 Method of making thin film transistor with channel and drain adjacent sidewall of gate electrode
JP06295999A JP3108752B2 (ja) 1994-05-12 1994-11-07 薄膜トランジスタ及びその製造方法
US08/788,204 US5723879A (en) 1994-05-12 1997-01-24 Thin film transistor with vertical channel adjacent sidewall of gate electrode and method of making

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940010411A KR0136931B1 (ko) 1994-05-12 1994-05-12 박막 트랜지스터의 구조 및 제조방법

Publications (2)

Publication Number Publication Date
KR950034738A true KR950034738A (ko) 1995-12-28
KR0136931B1 KR0136931B1 (ko) 1998-04-24

Family

ID=19382956

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940010411A KR0136931B1 (ko) 1994-05-12 1994-05-12 박막 트랜지스터의 구조 및 제조방법

Country Status (4)

Country Link
US (2) US5432102A (ko)
JP (1) JP3108752B2 (ko)
KR (1) KR0136931B1 (ko)
DE (1) DE4428312C2 (ko)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0565231A3 (en) * 1992-03-31 1996-11-20 Sgs Thomson Microelectronics Method of fabricating a polysilicon thin film transistor
DE4417154C2 (de) * 1993-05-20 1998-07-02 Gold Star Electronics Dünnfilmtransistor und Verfahren zu deren Herstellung
US5716879A (en) * 1994-12-15 1998-02-10 Goldstar Electron Company, Ltd. Method of making a thin film transistor
US5640023A (en) * 1995-08-31 1997-06-17 Sgs-Thomson Microelectronics, Inc. Spacer-type thin-film polysilicon transistor for low-power memory devices
KR100205306B1 (ko) 1995-12-26 1999-07-01 구본준 박막트랜지스터의 제조방법
US5753543A (en) * 1996-03-25 1998-05-19 Micron Technology, Inc. Method of forming a thin film transistor
KR100298438B1 (ko) 1998-01-26 2001-08-07 김영환 박막트랜지스터및이의제조방법
KR100491141B1 (ko) * 2001-03-02 2005-05-24 삼성에스디아이 주식회사 박막 트랜지스터 및 그의 제조방법과 이를 이용한 액티브매트릭스형 표시소자 및 그의 제조방법
GB0111424D0 (en) * 2001-05-10 2001-07-04 Koninkl Philips Electronics Nv Electronic devices comprising thin film transistors
JP4247377B2 (ja) * 2001-12-28 2009-04-02 独立行政法人産業技術総合研究所 薄膜トランジスタ及びその製造方法
US6995053B2 (en) * 2004-04-23 2006-02-07 Sharp Laboratories Of America, Inc. Vertical thin film transistor
US9224655B2 (en) 2013-03-11 2015-12-29 Globalfoundries Inc. Methods of removing gate cap layers in CMOS applications
CN107068694B (zh) * 2017-04-26 2019-10-01 厦门天马微电子有限公司 半导体器件结构及其制作方法、阵列基板和显示装置
KR102639314B1 (ko) * 2020-04-13 2024-02-21 고려대학교 세종산학협력단 수직 구조 전계효과 트랜지스터 및 그 제조방법

Family Cites Families (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA1197628A (en) * 1984-01-05 1985-12-03 Thomas W. Macelwee Fabrication of stacked mos devices
US4581623A (en) * 1984-05-24 1986-04-08 Motorola, Inc. Interlayer contact for use in a static RAM cell
US4757361A (en) * 1986-07-23 1988-07-12 International Business Machines Corporation Amorphous thin film transistor device
JPH0824144B2 (ja) * 1987-06-10 1996-03-06 三菱電機株式会社 半導体装置の製造方法
JPH01291467A (ja) * 1988-05-19 1989-11-24 Toshiba Corp 薄膜トランジスタ
JPH01293566A (ja) * 1988-05-20 1989-11-27 Mitsubishi Electric Corp 半導体装置
JPH0230147A (ja) * 1988-07-19 1990-01-31 Nec Corp 薄膜トランジスタ及びその製造方法
JPH02237149A (ja) * 1989-03-10 1990-09-19 Sony Corp 半導体装置とその製造方法
US4997785A (en) * 1989-09-05 1991-03-05 Motorola, Inc. Shared gate CMOS transistor
JPH0425076A (ja) * 1990-05-16 1992-01-28 Sony Corp 薄膜トランジスタ
JPH04109630A (ja) * 1990-08-29 1992-04-10 Nippon Steel Corp Mos型半導体装置の製造方法
US5057888A (en) * 1991-01-28 1991-10-15 Micron Technology, Inc. Double DRAM cell
JPH04321271A (ja) * 1991-04-19 1992-11-11 Mitsubishi Electric Corp 半導体装置
JPH0521461A (ja) * 1991-07-15 1993-01-29 Fujitsu Ltd 半導体装置の製造方法
JP2602132B2 (ja) * 1991-08-09 1997-04-23 三菱電機株式会社 薄膜電界効果素子およびその製造方法
KR960012587B1 (ko) * 1991-10-01 1996-09-23 니뽄 덴끼 가부시끼가이샤 비대칭적으로 얇게 도핑된 드레인-금속 산화물 반도체 전계효과 트랜지스터(ldd-mosfet) 제조 방법

Also Published As

Publication number Publication date
DE4428312A1 (de) 1995-11-23
DE4428312C2 (de) 2003-02-20
KR0136931B1 (ko) 1998-04-24
JPH07321340A (ja) 1995-12-08
US5723879A (en) 1998-03-03
US5432102A (en) 1995-07-11
JP3108752B2 (ja) 2000-11-13

Similar Documents

Publication Publication Date Title
KR950034460A (ko) 박막 트랜지스터의 구조 및 제조방법
KR950034738A (ko) 박막 트랜지스터의 구조 및 제조방법
KR970053884A (ko) Mos 트랜지스터를 독립적으로 형성할 수 있는 반도체 집적 회로 디바이스를 제조하기 위한 방법
KR980006490A (ko) 반도체 소자 및 그의 제조방법
KR100562303B1 (ko) 낮은 접합 커패시턴스를 갖는 모스 트랜지스터 및 그 제조방법
KR950034737A (ko) 박막트랜지스터의 구조 및 제조방법
KR960043050A (ko) 반도체 소자의 트랜지스터 제조방법
KR970018259A (ko) 반도체 소자의 트랜지스터 제조방법
KR930005272A (ko) Ldd형 mos 트랜지스터 및 그의 제조방법
KR950015660A (ko) 반도체 장치의 LDD(Lightly Doped Drain) 트랜지스터 제조방법
KR970003694A (ko) P 소오드/드레인 접합 형성방법
KR100358571B1 (ko) 반도체소자의 제조방법
KR960019773A (ko) 박막트랜지스터의 구조 및 제조방법
KR940004851A (ko) 모스(mos) 트랜지스터 제조방법
KR950012717A (ko) 반도체 소자 제조 방법
KR910020940A (ko) 고 접합파괴전압을 갖는 모오스 트랜지스터 및 그 제조방법
KR940004711A (ko) 폴리실리콘층 형성방법
KR950034669A (ko) 반도체 소자의 제조방법
KR970052211A (ko) 반도체 소자의 접합 영역 형성 방법
KR960026862A (ko) 반도체 디램 셀 제조방법
KR940016611A (ko) 트랜지스터 제조방법
KR950015569A (ko) 반도체장치의 제조방법
KR970017977A (ko) 실리콘-온-인슐레이터층에 형성된 반도체소자들 간의 절연방법
KR910019256A (ko) 앤-채널 트랜지스터 제조방법
KR970003406A (ko) 반도체장치의 제조방법

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20111221

Year of fee payment: 15

FPAY Annual fee payment

Payment date: 20121224

Year of fee payment: 16

EXPY Expiration of term