KR20070027539A - 시험 장치 및 시험 방법 - Google Patents
시험 장치 및 시험 방법 Download PDFInfo
- Publication number
- KR20070027539A KR20070027539A KR1020067022252A KR20067022252A KR20070027539A KR 20070027539 A KR20070027539 A KR 20070027539A KR 1020067022252 A KR1020067022252 A KR 1020067022252A KR 20067022252 A KR20067022252 A KR 20067022252A KR 20070027539 A KR20070027539 A KR 20070027539A
- Authority
- KR
- South Korea
- Prior art keywords
- clock
- comparison result
- device under
- under test
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
- 238000012360 testing method Methods 0.000 title claims abstract description 127
- 238000010998 test method Methods 0.000 title claims description 7
- 230000008929 regeneration Effects 0.000 claims abstract description 23
- 238000011069 regeneration method Methods 0.000 claims abstract description 23
- 238000000034 method Methods 0.000 claims description 20
- 230000005540 biological transmission Effects 0.000 claims description 14
- 230000002950 deficient Effects 0.000 claims 1
- 240000007320 Pinus strobus Species 0.000 description 28
- 230000001360 synchronised effect Effects 0.000 description 19
- 238000012549 training Methods 0.000 description 6
- 238000010586 diagram Methods 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 3
- 230000001934 delay Effects 0.000 description 3
- 230000003111 delayed effect Effects 0.000 description 3
- 238000012966 insertion method Methods 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 230000001419 dependent effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000010348 incorporation Methods 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
- G11C29/56012—Timing aspects, clock generation, synchronisation
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/319—Tester hardware, i.e. output processing circuits
- G01R31/3193—Tester hardware, i.e. output processing circuits with comparison between actual response and known fault free response
- G01R31/31932—Comparators
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
- G01R31/2882—Testing timing characteristics
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor
- G11C2029/5602—Interface to device under test
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Tests Of Electronic Circuits (AREA)
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Application Of Or Painting With Fluid Materials (AREA)
- Emergency Protection Circuit Devices (AREA)
- Selective Calling Equipment (AREA)
- Maintenance And Management Of Digital Transmission (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JPJP-P-2004-00093310 | 2004-03-26 | ||
| JP2004093310A JP4351941B2 (ja) | 2004-03-26 | 2004-03-26 | 試験装置及び試験方法 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR20070027539A true KR20070027539A (ko) | 2007-03-09 |
Family
ID=35056313
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020067022252A Ceased KR20070027539A (ko) | 2004-03-26 | 2005-03-11 | 시험 장치 및 시험 방법 |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US7549099B2 (https=) |
| EP (2) | EP2233936A1 (https=) |
| JP (1) | JP4351941B2 (https=) |
| KR (1) | KR20070027539A (https=) |
| CN (1) | CN1934455B (https=) |
| AT (1) | ATE483169T1 (https=) |
| DE (1) | DE602005023850D1 (https=) |
| TW (1) | TWI353454B (https=) |
| WO (1) | WO2005093443A1 (https=) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100942953B1 (ko) * | 2008-06-30 | 2010-02-17 | 주식회사 하이닉스반도체 | 데이터 전달 회로 및 그를 포함하는 반도체 메모리 장치 |
| USD1023769S1 (en) | 2021-07-01 | 2024-04-23 | Diageo North America, Inc. | Surface ornamentation for a bottle |
| USD1037855S1 (en) | 2021-06-25 | 2024-08-06 | Diageo North America, Inc. | Bottle |
| USD1051726S1 (en) | 2021-07-28 | 2024-11-19 | Diageo North America, Inc. | Bottle |
Families Citing this family (38)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4895551B2 (ja) * | 2005-08-10 | 2012-03-14 | 株式会社アドバンテスト | 試験装置および試験方法 |
| US7296203B2 (en) | 2005-10-11 | 2007-11-13 | Advantest Corporation | Test apparatus, program and recording medium |
| US7490280B2 (en) * | 2006-02-28 | 2009-02-10 | International Business Machines Corporation | Microcontroller for logic built-in self test (LBIST) |
| US7394277B2 (en) * | 2006-04-20 | 2008-07-01 | Advantest Corporation | Testing apparatus, testing method, jitter filtering circuit, and jitter filtering method |
| KR101228270B1 (ko) * | 2006-05-01 | 2013-01-30 | 주식회사 아도반테스토 | 시험 장치 및 시험 방법 |
| JP4944771B2 (ja) * | 2006-05-01 | 2012-06-06 | 株式会社アドバンテスト | 試験装置、回路および電子デバイス |
| JP4792340B2 (ja) * | 2006-07-11 | 2011-10-12 | 株式会社アドバンテスト | 試験装置および試験方法 |
| US7574633B2 (en) | 2006-07-12 | 2009-08-11 | Advantest Corporation | Test apparatus, adjustment method and recording medium |
| JP4806599B2 (ja) * | 2006-07-20 | 2011-11-02 | 株式会社アドバンテスト | 電気回路および試験装置 |
| WO2008120389A1 (ja) * | 2007-03-29 | 2008-10-09 | Fujitsu Limited | メモリテスト回路、半導体集積回路およびメモリテスト方法 |
| DE112007003471T5 (de) | 2007-04-25 | 2010-03-18 | Advantest Corp. | Prüfgerät |
| JP5113846B2 (ja) * | 2007-08-16 | 2013-01-09 | 株式会社アドバンテスト | 取得装置、試験装置および製造方法 |
| JPWO2009031404A1 (ja) | 2007-09-04 | 2010-12-09 | 株式会社アドバンテスト | 伝送回路、送信器、受信器、および、試験装置 |
| JP4967942B2 (ja) * | 2007-09-12 | 2012-07-04 | 横河電機株式会社 | 半導体試験装置 |
| US8111082B2 (en) | 2008-06-09 | 2012-02-07 | Advantest Corporation | Test apparatus |
| JPWO2009150819A1 (ja) | 2008-06-10 | 2011-11-10 | 株式会社アドバンテスト | 試験モジュール、試験装置および試験方法 |
| CN102317803A (zh) * | 2008-07-09 | 2012-01-11 | 爱德万测试株式会社 | 测试装置、测试方法和移相器 |
| WO2010004755A1 (ja) * | 2008-07-09 | 2010-01-14 | 株式会社アドバンテスト | 試験装置、及び試験方法 |
| JP5124023B2 (ja) | 2008-08-01 | 2013-01-23 | 株式会社アドバンテスト | 試験装置 |
| CN102124357A (zh) * | 2008-08-19 | 2011-07-13 | 爱德万测试株式会社 | 测试装置及测试方法 |
| WO2010026642A1 (ja) | 2008-09-04 | 2010-03-11 | 株式会社アドバンテスト | 試験装置、送信装置、受信装置、試験方法、送信方法、および受信方法 |
| US8819474B2 (en) * | 2009-04-03 | 2014-08-26 | Intel Corporation | Active training of memory command timing |
| WO2012007986A1 (ja) * | 2010-07-12 | 2012-01-19 | 株式会社アドバンテスト | 測定回路および試験装置 |
| CN102854451A (zh) * | 2011-06-29 | 2013-01-02 | 鸿富锦精密工业(深圳)有限公司 | 印刷电路板的信号群延迟分析系统及方法 |
| CN103116124B (zh) * | 2011-11-17 | 2016-05-18 | 国民技术股份有限公司 | 可自校准内部晶振的芯片、晶振校准测试系统及校准方法 |
| CN103280241B (zh) * | 2013-04-22 | 2018-05-01 | 北京大学深圳研究生院 | 存储器的测试电路及方法 |
| CN103235254B (zh) * | 2013-04-25 | 2016-03-02 | 杭州和利时自动化有限公司 | 一种可编程逻辑器件的检测方法和检测系统 |
| CN105807134A (zh) * | 2014-12-31 | 2016-07-27 | 无锡华润矽科微电子有限公司 | 频率测试仪及频率测试系统 |
| CN104836576B (zh) * | 2015-04-30 | 2018-11-02 | 华南理工大学 | 一种改进高频畸变波形相位检测的锁相环 |
| CN107703437B (zh) * | 2017-09-14 | 2019-08-13 | 西安交通大学 | 一种基于半频静电激振的高频体模态谐振器测试方法 |
| US10719568B2 (en) * | 2017-11-28 | 2020-07-21 | International Business Machines Corporation | Fixing embedded richtext links in copied related assets |
| CN108614206B (zh) * | 2018-04-03 | 2020-08-04 | 上海华力微电子有限公司 | 一种芯片测试装置、测试方法及测试板 |
| US11102596B2 (en) | 2019-11-19 | 2021-08-24 | Roku, Inc. | In-sync digital waveform comparison to determine pass/fail results of a device under test (DUT) |
| KR102278648B1 (ko) * | 2020-02-13 | 2021-07-16 | 포스필 주식회사 | 피시험 디바이스를 테스트하기 위한 방법 및 장치 |
| CN112965910B (zh) * | 2021-03-19 | 2024-06-21 | 携程旅游信息技术(上海)有限公司 | 自动化回归测试方法、装置、电子设备、存储介质 |
| CN115327191B (zh) * | 2021-05-11 | 2025-05-06 | 圣邦微电子(北京)股份有限公司 | 一种改善芯片测试设备测试精度的电路及方法 |
| JP7712138B2 (ja) * | 2021-08-04 | 2025-07-23 | 株式会社アドバンテスト | 装置 |
| US12207058B2 (en) * | 2021-12-29 | 2025-01-21 | The Nielsen Co. (US) LLC | Methods, systems, apparatus, and articles of manufacture to determine performance of audience measurement meters |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS55164947A (en) * | 1979-05-29 | 1980-12-23 | Fujitsu Ltd | Test system for logic circuit |
| US4958243A (en) * | 1988-09-15 | 1990-09-18 | International Business Machines Corporation | Phase discrimination and data separation method and apparatus |
| US5057771A (en) | 1990-06-18 | 1991-10-15 | Tetronix, Inc. | Phase-locked timebase for electro-optic sampling |
| US5491439A (en) * | 1994-08-31 | 1996-02-13 | International Business Machines Corporation | Method and apparatus for reducing jitter in a phase locked loop circuit |
| DE69529729D1 (de) * | 1994-12-13 | 2003-04-03 | Hughes Electronics Corp | Synthetisierer hoher Präzision sowie niedrigen Phasenrauschens, mit Vektormodulator |
| JP3710845B2 (ja) * | 1995-06-21 | 2005-10-26 | 株式会社ルネサステクノロジ | 半導体記憶装置 |
| US6285722B1 (en) * | 1997-12-05 | 2001-09-04 | Telcordia Technologies, Inc. | Method and apparatus for variable bit rate clock recovery |
| JP4445114B2 (ja) * | 2000-01-31 | 2010-04-07 | 株式会社アドバンテスト | ジッタ測定装置及びその方法 |
| JP3698657B2 (ja) * | 2001-06-12 | 2005-09-21 | シャープ株式会社 | ゲーティッドクロック生成回路及び回路修正方法 |
| JP2003023353A (ja) * | 2001-07-09 | 2003-01-24 | Matsushita Electric Ind Co Ltd | Pll回路 |
| JP2003098233A (ja) * | 2001-09-27 | 2003-04-03 | Sony Corp | 動作時間測定回路 |
| JP4048903B2 (ja) * | 2001-11-28 | 2008-02-20 | ヤマハ株式会社 | テスト回路 |
| WO2003098806A1 (fr) * | 2002-05-17 | 2003-11-27 | Fujitsu Limited | Dispositif d'oscillateur verrouille en phase |
| JP4002471B2 (ja) * | 2002-05-30 | 2007-10-31 | エルピーダメモリ株式会社 | 試験装置 |
| JP4291596B2 (ja) * | 2003-02-26 | 2009-07-08 | 株式会社ルネサステクノロジ | 半導体集積回路の試験装置およびそれを用いた半導体集積回路の製造方法 |
| US6794913B1 (en) * | 2003-05-29 | 2004-09-21 | Motorola, Inc. | Delay locked loop with digital to phase converter compensation |
-
2004
- 2004-03-26 JP JP2004093310A patent/JP4351941B2/ja not_active Expired - Fee Related
-
2005
- 2005-03-11 WO PCT/JP2005/004370 patent/WO2005093443A1/ja not_active Ceased
- 2005-03-11 CN CN2005800091989A patent/CN1934455B/zh not_active Expired - Lifetime
- 2005-03-11 EP EP10075008A patent/EP2233936A1/en not_active Withdrawn
- 2005-03-11 AT AT05720641T patent/ATE483169T1/de not_active IP Right Cessation
- 2005-03-11 EP EP05720641A patent/EP1742074B1/en not_active Expired - Lifetime
- 2005-03-11 KR KR1020067022252A patent/KR20070027539A/ko not_active Ceased
- 2005-03-11 DE DE602005023850T patent/DE602005023850D1/de not_active Expired - Lifetime
- 2005-03-17 US US11/083,114 patent/US7549099B2/en active Active
- 2005-03-22 TW TW094108755A patent/TWI353454B/zh not_active IP Right Cessation
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100942953B1 (ko) * | 2008-06-30 | 2010-02-17 | 주식회사 하이닉스반도체 | 데이터 전달 회로 및 그를 포함하는 반도체 메모리 장치 |
| US8300482B2 (en) | 2008-06-30 | 2012-10-30 | Hynix Semiconductor Inc. | Data transfer circuit and semiconductor memory device including the same |
| USD1037855S1 (en) | 2021-06-25 | 2024-08-06 | Diageo North America, Inc. | Bottle |
| USD1023769S1 (en) | 2021-07-01 | 2024-04-23 | Diageo North America, Inc. | Surface ornamentation for a bottle |
| USD1051726S1 (en) | 2021-07-28 | 2024-11-19 | Diageo North America, Inc. | Bottle |
Also Published As
| Publication number | Publication date |
|---|---|
| DE602005023850D1 (de) | 2010-11-11 |
| TW200532227A (en) | 2005-10-01 |
| ATE483169T1 (de) | 2010-10-15 |
| EP1742074B1 (en) | 2010-09-29 |
| US20070006031A1 (en) | 2007-01-04 |
| CN1934455B (zh) | 2010-05-05 |
| TWI353454B (en) | 2011-12-01 |
| CN1934455A (zh) | 2007-03-21 |
| JP2005285160A (ja) | 2005-10-13 |
| EP1742074A4 (en) | 2009-07-01 |
| EP2233936A1 (en) | 2010-09-29 |
| EP1742074A1 (en) | 2007-01-10 |
| US7549099B2 (en) | 2009-06-16 |
| JP4351941B2 (ja) | 2009-10-28 |
| WO2005093443A1 (ja) | 2005-10-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR20070027539A (ko) | 시험 장치 및 시험 방법 | |
| KR101950320B1 (ko) | 위상 검출 회로 및 이를 이용한 동기 회로 | |
| JP4951534B2 (ja) | 試験装置および試験方法 | |
| KR20090074412A (ko) | 분주회로 및 이를 이용한 위상 동기 루프 | |
| US8643412B2 (en) | Test apparatus, transmission apparatus, receiving apparatus, test method, transmission method and receiving method | |
| KR100865739B1 (ko) | 위상 고정 루프 | |
| US7382146B2 (en) | Semiconductor testing apparatus | |
| US7479814B1 (en) | Circuit for digital frequency synthesis in an integrated circuit | |
| TWI427999B (zh) | 時脈產生電路、收發器以及其相關方法 | |
| US7773667B2 (en) | Pseudo asynchronous serializer deserializer (SERDES) testing | |
| US6646937B2 (en) | Integrated clock generator, particularly for driving a semiconductor memory with a test signal | |
| US6573698B2 (en) | Clock synchronizing method and circuit varying a phase of a synchronous clock in one direction or the other according to a phase difference of the synchronous clock from a reference clock | |
| KR100911894B1 (ko) | 락킹타임을 줄일 수 있는 지연고정루프 | |
| US8068177B2 (en) | Methods and devices for signal synchronization | |
| US8004332B2 (en) | Duty ratio control apparatus and duty ratio control method | |
| KR0162461B1 (ko) | 저주파수에 적합한 전폭 디지탈 피엘엘 | |
| JP2001345792A (ja) | 位相制御回路 | |
| JPWO2008047685A1 (ja) | ジッタ印加装置、ジッタ印加方法、試験装置、及び通信チップ | |
| CN101001139A (zh) | 信号同步方法与装置 | |
| JPH03165136A (ja) | ディジタル位相同期装置 | |
| JPH0422221A (ja) | デジタル位相同期装置 | |
| JPH09191245A (ja) | クロック生成回路 | |
| JPS60194618A (ja) | デジタル位相同期回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0105 | International application |
Patent event date: 20061026 Patent event code: PA01051R01D Comment text: International Patent Application |
|
| PG1501 | Laying open of application | ||
| A201 | Request for examination | ||
| PA0201 | Request for examination |
Patent event code: PA02012R01D Patent event date: 20100309 Comment text: Request for Examination of Application |
|
| E902 | Notification of reason for refusal | ||
| PE0902 | Notice of grounds for rejection |
Comment text: Notification of reason for refusal Patent event date: 20110428 Patent event code: PE09021S01D |
|
| E601 | Decision to refuse application | ||
| PE0601 | Decision on rejection of patent |
Patent event date: 20110727 Comment text: Decision to Refuse Application Patent event code: PE06012S01D Patent event date: 20110428 Comment text: Notification of reason for refusal Patent event code: PE06011S01I |