KR100603588B1 - 낮은 콘택 저항을 갖는 반도체 소자 및 그 제조 방법 - Google Patents
낮은 콘택 저항을 갖는 반도체 소자 및 그 제조 방법 Download PDFInfo
- Publication number
- KR100603588B1 KR100603588B1 KR1020040042309A KR20040042309A KR100603588B1 KR 100603588 B1 KR100603588 B1 KR 100603588B1 KR 1020040042309 A KR1020040042309 A KR 1020040042309A KR 20040042309 A KR20040042309 A KR 20040042309A KR 100603588 B1 KR100603588 B1 KR 100603588B1
- Authority
- KR
- South Korea
- Prior art keywords
- silicon
- metal
- epitaxial
- contact hole
- spe
- Prior art date
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B99/00—Subject matter not provided for in other groups of this subclass
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
- H01L21/28525—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System the conductive layers comprising semiconducting material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76801—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
- H01L21/76802—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
- H01L21/76814—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics post-treatment or after-treatment, e.g. cleaning or removal of oxides on underlying conductors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76843—Barrier, adhesion or liner layers formed in openings in a dielectric
- H01L21/76847—Barrier, adhesion or liner layers formed in openings in a dielectric the layer being positioned within the main fill metal
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
- H01L21/76853—Barrier, adhesion or liner layers characterized by particular after-treatment steps
- H01L21/76855—After-treatment introducing at least one additional element into the layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76886—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances
- H01L21/76889—Modifying permanently or temporarily the pattern or the conductivity of conductive members, e.g. formation of alloys, reduction of contact resistances by forming silicides of refractory metals
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02367—Substrates
- H01L21/02428—Structure
- H01L21/0243—Surface structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/0257—Doping during depositing
- H01L21/02573—Conductivity type
- H01L21/02576—N-type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
- H01L21/02592—Microstructure amorphous
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02612—Formation types
- H01L21/02617—Deposition types
- H01L21/0262—Reduction or decomposition of gaseous compounds, e.g. CVD
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
Claims (15)
- 삭제
- 반도체기판이 노출되어 형성된 콘택홀; 및상기 반도체기판 상에 형성되고 상기 콘택홀 내부의 일부를 매립하는 에피탁셜-실리콘과, 상기 에피택셜-실리콘 상에 형성되고 상기 콘택홀 내부의 나머지를 매립하는 금속으로 구성되는 콘택 플러그를 포함하고,상기 에피탁셜-실리콘은 열처리 없는 초기 증착 상태(as-deposited)의 SPE-실리콘인 것을 특징으로 하는 반도체소자.
- 제2항에 있어서,상기 증착 상태(as-deposited)의 SPE-실리콘은 1E18∼1E21 atoms/㎤의 인(phosphorus) 도핑 농도를 갖는 것을 특징으로 하는 반도체 소자.
- 제2항 또는 제3항에 있어서,상기 금속과 상기 에피탁셜-실리콘 사이에 베리어메탈을 더 포함하는 것을 특징으로 하는 반도체 소자.
- 제4항에 있어서,상기 금속은 Ni 또는 텅스텐인 것을 특징으로 하는 반도체 소자.
- 제5항에 있어서,상기 베리어메탈은 에피탁셜-실리콘 상에 차례로 적층된 TiSi2 및 TiN로 구성된 것을 특징으로 하는 반도체 소자.
- 제6항에 있어서,상기 콘택홀은 메모리소자의 셀 트랜지스터의 정션이 노출되어 형성된 것을 특징으로 하는 반도체 소자.
- 삭제
- 반도체기판의 일부가 노출되는 콘택홀을 형성하는 단계; 및상기 콘택홀 내부의 상기 반도체기판 상에 에피탁셜-실리콘 및 금속을 차례로 적층하여 콘택 플러그를 형성하는 단계를 포함하고,상기 콘택 플러그를 형성하는 단계는,에피탁셜-실리콘층과 비정질실리콘층이 적층되는 증착 상태의 SPE-실리콘을 상기 콘택홀 내의 상기 반도체기판 상에 형성하는 단계;상기 비정질실리콘을 제거하는 단계; 및상기 콘택홀이 매립되도록 상기 에피탁셜-실리콘층 상에 금속을 형성하는 단계를 포함하는 반도체소자 제조 방법.
- 제9항에 있어서,상기 증착 상태의 SPE-실리콘를 형성하는 단계는, SiH4/PH3 가스를 사용하여 400∼700℃의 온도에서 실시하는 것을 특징으로 하는 반도체 소자 제조 방법.
- 제10항에 있어서,상기 증착 상태의 SPE-실리콘은 인(phosphorus)이 1E18-1E21 atoms/㎤의 농도를 도핑된 것을 특징으로 하는 반도체소자 제조 방법.
- 제9항에 있어서,상기 금속과 상기 에피탁셜-실리콘 사이에 베리어메탈을 형성하는 단계를 더 포함하는 것을 특징으로 하는 반도체 소자 제조 방법.
- 제9항에 있어서,상기 금속을 형성하는 단계는,상기 에피탁셜-실리콘이 형성된 결과물 상에 Ti를 증착하는 단계;상기 Ti 상에 TiN을 증착하는 단계; 및상기 TiN 상에 W을 증착하는 단계;상기 W, TiN, 및 Ti를 식각 또는 연마하여 상기 콘택홀 내부에만 상기 W, TiN 및 Ti를 형성하는 단계를 포함하는 것을 특징으로 하는 반도체 소자 제조 방법.
- 제9항에 있어서,상기 증착된 상태의 SPE-실리콘을 형성하기 전에 전처리 공정으로서 콘택홀 내에 드러난 반도체기판을 습식 또는/및 건식으로 세정하는 단계를 더 포함하는 것을 특징으로 하는 반도체소자 제조 방법.
- 제9항에 있어서,상기 비정질실리콘을 제거한 후 상기 금속을 형성하기 전에 드러난 상기 에피탁셜-실리콘을 습식 또는/및 건식으로 세정하는 단계를 더 포함하는 것을 특징으로 하는 반도체소자 제조 방법.
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020040042309A KR100603588B1 (ko) | 2004-06-09 | 2004-06-09 | 낮은 콘택 저항을 갖는 반도체 소자 및 그 제조 방법 |
TW093139348A TWI303098B (en) | 2004-06-09 | 2004-12-17 | Semiconductor device with low contact resistance and method for fabricating the same |
JP2004382103A JP2005354029A (ja) | 2004-06-09 | 2004-12-28 | 低いコンタクト抵抗を有する半導体素子及びその製造方法 |
US11/025,487 US7498218B2 (en) | 2004-06-09 | 2004-12-28 | Semiconductor device with low contact resistance and method for fabricating the same |
CNB2005100023396A CN100435284C (zh) | 2004-06-09 | 2005-01-17 | 具有低接触电阻的半导体设备及其制造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020040042309A KR100603588B1 (ko) | 2004-06-09 | 2004-06-09 | 낮은 콘택 저항을 갖는 반도체 소자 및 그 제조 방법 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20050117107A KR20050117107A (ko) | 2005-12-14 |
KR100603588B1 true KR100603588B1 (ko) | 2006-07-24 |
Family
ID=35459687
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020040042309A KR100603588B1 (ko) | 2004-06-09 | 2004-06-09 | 낮은 콘택 저항을 갖는 반도체 소자 및 그 제조 방법 |
Country Status (5)
Country | Link |
---|---|
US (1) | US7498218B2 (ko) |
JP (1) | JP2005354029A (ko) |
KR (1) | KR100603588B1 (ko) |
CN (1) | CN100435284C (ko) |
TW (1) | TWI303098B (ko) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100681208B1 (ko) | 2004-12-29 | 2007-02-09 | 주식회사 하이닉스반도체 | 이중층 구조의 랜딩플러그콘택을 구비하는 반도체 소자 및그의 제조 방법 |
US9716128B2 (en) | 2014-07-31 | 2017-07-25 | Samsung Electronics Co., Ltd. | Methods of manufacturing semiconductor devices |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100637690B1 (ko) * | 2005-04-25 | 2006-10-24 | 주식회사 하이닉스반도체 | 고상에피택시 방식을 이용한 반도체소자 및 그의 제조 방법 |
JP2008047720A (ja) * | 2006-08-17 | 2008-02-28 | Elpida Memory Inc | 半導体装置の製造方法 |
JP2009200255A (ja) * | 2008-02-21 | 2009-09-03 | Toshiba Corp | 半導体装置及びその製造方法 |
JP5212472B2 (ja) * | 2008-06-10 | 2013-06-19 | 株式会社Sumco | シリコンエピタキシャルウェーハの製造方法 |
JP2011243960A (ja) * | 2010-04-21 | 2011-12-01 | Elpida Memory Inc | 半導体装置及びその製造方法 |
JP6009237B2 (ja) * | 2012-06-18 | 2016-10-19 | Sumco Techxiv株式会社 | エピタキシャルシリコンウェーハの製造方法、および、エピタキシャルシリコンウェーハ |
JP5845143B2 (ja) | 2012-06-29 | 2016-01-20 | 株式会社Sumco | エピタキシャルシリコンウェーハの製造方法、および、エピタキシャルシリコンウェーハ |
US9330972B2 (en) * | 2014-08-12 | 2016-05-03 | Globalfoundries Inc. | Methods of forming contact structures for semiconductor devices and the resulting devices |
US9805973B2 (en) | 2015-10-30 | 2017-10-31 | International Business Machines Corporation | Dual silicide liner flow for enabling low contact resistance |
US9685389B1 (en) * | 2016-02-03 | 2017-06-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Formation of getter layer for memory device |
KR20180076424A (ko) * | 2016-12-27 | 2018-07-06 | 에스케이하이닉스 주식회사 | 반도체장치 및 그 제조 방법 |
JP2020043162A (ja) | 2018-09-07 | 2020-03-19 | キオクシア株式会社 | 半導体装置 |
JP2020043163A (ja) * | 2018-09-07 | 2020-03-19 | キオクシア株式会社 | 半導体装置 |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4966868A (en) * | 1988-05-16 | 1990-10-30 | Intel Corporation | Process for selective contact hole filling including a silicide plug |
JPH0234930A (ja) | 1988-07-25 | 1990-02-05 | Matsushita Electron Corp | 半導体装置の製造方法 |
JPH02125615A (ja) * | 1988-11-04 | 1990-05-14 | Nec Corp | 半導体装置の形成方法 |
JPH0311737A (ja) * | 1989-06-09 | 1991-01-21 | Seiko Epson Corp | 固相エピタキシャル |
KR960004095B1 (en) | 1993-02-17 | 1996-03-26 | Hyundai Electronics Ind | Manufacturing method of metal plug in contact-hole |
JPH07130682A (ja) * | 1993-11-02 | 1995-05-19 | Nippon Steel Corp | 半導体装置の製造方法 |
JP2877108B2 (ja) * | 1996-12-04 | 1999-03-31 | 日本電気株式会社 | 半導体装置およびその製造方法 |
SG71814A1 (en) | 1997-07-03 | 2000-04-18 | Texas Instruments Inc | Method of forming a silicide layer using metallic impurites and pre-amorphization |
KR100559029B1 (ko) | 1998-12-29 | 2006-06-16 | 주식회사 하이닉스반도체 | 반도체 소자의 메탈 콘택 형성 방법 |
JP2001148472A (ja) * | 1999-09-07 | 2001-05-29 | Nec Corp | 半導体装置及びその製造方法 |
US6455424B1 (en) * | 2000-08-07 | 2002-09-24 | Micron Technology, Inc. | Selective cap layers over recessed polysilicon plugs |
JP2003188252A (ja) * | 2001-12-13 | 2003-07-04 | Toshiba Corp | 半導体装置及びその製造方法 |
US6511905B1 (en) * | 2002-01-04 | 2003-01-28 | Promos Technologies Inc. | Semiconductor device with Si-Ge layer-containing low resistance, tunable contact |
KR100637690B1 (ko) * | 2005-04-25 | 2006-10-24 | 주식회사 하이닉스반도체 | 고상에피택시 방식을 이용한 반도체소자 및 그의 제조 방법 |
-
2004
- 2004-06-09 KR KR1020040042309A patent/KR100603588B1/ko active IP Right Grant
- 2004-12-17 TW TW093139348A patent/TWI303098B/zh not_active IP Right Cessation
- 2004-12-28 JP JP2004382103A patent/JP2005354029A/ja active Pending
- 2004-12-28 US US11/025,487 patent/US7498218B2/en active Active
-
2005
- 2005-01-17 CN CNB2005100023396A patent/CN100435284C/zh not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100681208B1 (ko) | 2004-12-29 | 2007-02-09 | 주식회사 하이닉스반도체 | 이중층 구조의 랜딩플러그콘택을 구비하는 반도체 소자 및그의 제조 방법 |
US9716128B2 (en) | 2014-07-31 | 2017-07-25 | Samsung Electronics Co., Ltd. | Methods of manufacturing semiconductor devices |
Also Published As
Publication number | Publication date |
---|---|
CN1707756A (zh) | 2005-12-14 |
US7498218B2 (en) | 2009-03-03 |
JP2005354029A (ja) | 2005-12-22 |
CN100435284C (zh) | 2008-11-19 |
TW200541052A (en) | 2005-12-16 |
US20050275102A1 (en) | 2005-12-15 |
KR20050117107A (ko) | 2005-12-14 |
TWI303098B (en) | 2008-11-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6544822B2 (en) | Method for fabricating MOSFET device | |
KR100637690B1 (ko) | 고상에피택시 방식을 이용한 반도체소자 및 그의 제조 방법 | |
US20090283842A1 (en) | Semiconductor device and method of fabricating the same | |
KR100603588B1 (ko) | 낮은 콘택 저항을 갖는 반도체 소자 및 그 제조 방법 | |
JP2007134432A (ja) | 半導体装置およびその製造方法 | |
US20030207530A1 (en) | Shallow trench isolation process for reduced junction leakage | |
KR100637101B1 (ko) | 에피택셜 스택과 금속층의 이중 구조로 된 콘택플러그를구비하는 반도체소자 및 그의 제조 방법 | |
US20150279694A1 (en) | DRAM Cells and Methods of Forming Silicon Dioxide | |
JP4745187B2 (ja) | 半導体装置の製造方法 | |
JP4417808B2 (ja) | 半導体装置の製造方法 | |
KR20050000059A (ko) | 반도체 소자의 제조방법 | |
KR20070035362A (ko) | 반도체 소자 및 그 제조방법 | |
US6953741B2 (en) | Methods of fabricating contacts for semiconductor devices utilizing a pre-flow process | |
JPH1174507A (ja) | 半導体装置の製造方法 | |
KR100744689B1 (ko) | 반도체 소자의 콘택 형성 방법 | |
JPH097909A (ja) | 半導体装置の製造方法 | |
KR100733428B1 (ko) | 반도체 소자의 콘택 제조 방법 | |
KR20080029574A (ko) | 인시츄 식각 방식에 의한 반도체소자의 리세스된 콘택플러그 형성 방법 | |
KR100681210B1 (ko) | 반도체 소자의 콘택 플러그 및 그 형성방법 | |
KR100494127B1 (ko) | 반도체소자의 플러그 형성방법 | |
JP2005175081A (ja) | 半導体装置及びその製造方法 | |
KR20060126032A (ko) | 반도체 소자의 콘택플러그 형성방법 | |
KR20050104228A (ko) | 반도체 소자의 콘택플러그 형성방법 | |
KR20060000585A (ko) | 반도체 소자의 콘택플러그 형성방법 | |
KR20050104231A (ko) | 반도체 소자의 콘택플러그 형성방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130624 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20140623 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20150623 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20160621 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20170620 Year of fee payment: 12 |
|
FPAY | Annual fee payment |
Payment date: 20180625 Year of fee payment: 13 |
|
FPAY | Annual fee payment |
Payment date: 20190625 Year of fee payment: 14 |