US20150279694A1 - DRAM Cells and Methods of Forming Silicon Dioxide - Google Patents
DRAM Cells and Methods of Forming Silicon Dioxide Download PDFInfo
- Publication number
- US20150279694A1 US20150279694A1 US14/740,072 US201514740072A US2015279694A1 US 20150279694 A1 US20150279694 A1 US 20150279694A1 US 201514740072 A US201514740072 A US 201514740072A US 2015279694 A1 US2015279694 A1 US 2015279694A1
- Authority
- US
- United States
- Prior art keywords
- silicon dioxide
- silicon
- treatment temperature
- utilizing
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Abandoned
Links
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 title claims abstract description 169
- 239000000377 silicon dioxide Substances 0.000 title claims abstract description 84
- 235000012239 silicon dioxide Nutrition 0.000 title claims abstract description 81
- 238000000034 method Methods 0.000 title claims abstract description 32
- 238000011282 treatment Methods 0.000 claims abstract description 44
- 229910021421 monocrystalline silicon Inorganic materials 0.000 claims abstract description 33
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 26
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 26
- 239000010703 silicon Substances 0.000 claims abstract description 26
- 230000003647 oxidation Effects 0.000 claims description 13
- 238000007254 oxidation reaction Methods 0.000 claims description 13
- 238000000137 annealing Methods 0.000 claims description 10
- 230000014759 maintenance of location Effects 0.000 claims description 10
- 238000006243 chemical reaction Methods 0.000 claims description 5
- 238000001816 cooling Methods 0.000 claims description 4
- 238000003860 storage Methods 0.000 claims description 3
- 238000007669 thermal treatment Methods 0.000 claims description 3
- 229910052814 silicon oxide Inorganic materials 0.000 claims 1
- 239000000463 material Substances 0.000 description 33
- 239000004065 semiconductor Substances 0.000 description 13
- 239000000758 substrate Substances 0.000 description 9
- 238000010276 construction Methods 0.000 description 7
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 6
- 238000000231 atomic layer deposition Methods 0.000 description 5
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 230000000873 masking effect Effects 0.000 description 5
- 239000002184 metal Substances 0.000 description 5
- 229910052751 metal Inorganic materials 0.000 description 5
- 239000000203 mixture Substances 0.000 description 4
- 229910052581 Si3N4 Inorganic materials 0.000 description 3
- 238000003491 array Methods 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 229910052681 coesite Inorganic materials 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 3
- 229910052906 cristobalite Inorganic materials 0.000 description 3
- 229910052682 stishovite Inorganic materials 0.000 description 3
- 229910052905 tridymite Inorganic materials 0.000 description 3
- 238000000429 assembly Methods 0.000 description 2
- 230000000712 assembly Effects 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 239000005380 borophosphosilicate glass Substances 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- -1 etc.) Substances 0.000 description 1
- 229940104869 fluorosilicate Drugs 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 125000004435 hydrogen atom Chemical class [H]* 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 150000004767 nitrides Chemical class 0.000 description 1
- 239000005360 phosphosilicate glass Substances 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 239000000376 reactant Substances 0.000 description 1
- 239000003870 refractory metal Substances 0.000 description 1
- 229910021332 silicide Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28185—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation with a treatment, e.g. annealing, after the formation of the gate insulator and before the formation of the definitive gate conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28158—Making the insulator
- H01L21/28167—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation
- H01L21/28211—Making the insulator on single crystalline silicon, e.g. using a liquid, i.e. chemical oxidation in a gaseous ambient using an oxygen or a water vapour, e.g. RTO, possibly through a layer
-
- H01L27/10823—
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66666—Vertical transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7827—Vertical transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/05—Making the transistor
- H10B12/053—Making the transistor the transistor being at least partially in a trench in the substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/34—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the transistor being at least partially in a trench in the substrate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/48—Data lines or contacts therefor
- H10B12/488—Word lines
Definitions
- DRAM cells and methods of forming silicon dioxide are DRAM cells and methods of forming silicon dioxide.
- Silicon dioxide may be incorporated into integrated circuitry as a dielectric material.
- silicon dioxide may be utilized as capacitor dielectric, electrical isolation between adjacent electrically conductive circuit components, gate dielectric, etc.
- silicon dioxide may be deposited across a surface utilizing one or both of atomic layer deposition (ALD) and chemical vapor deposition (CVD).
- ALD atomic layer deposition
- CVD chemical vapor deposition
- silicon dioxide may be thermally grown from a silicon-containing surface utilizing radical oxidation and/or furnace oxidation.
- An example of radical oxidation is in situ steam generation (ISSG).
- the ISSG may include exposure of the silicon-containing surface to a combination of steam and hydrogen, while maintaining the silicon-containing surface at a temperature of less than or equal to about 1000° C.
- the ISSG may be conducted within a reaction chamber, with a pressure within such chamber being at or above atmospheric pressure.
- FIG. 1 is a flowchart diagram of an example embodiment.
- FIGS. 2-7 are diagrammatic cross-sectional views of a portion of a semiconductor construction at various process stages of an example embodiment method.
- Some embodiments include utilization of a high-temperature anneal after formation of silicon dioxide to improve characteristics of an interface between the silicon dioxide and a supporting silicon-containing material. Such may improve performance characteristics of components utilizing the silicon dioxide, and in some embodiments may improve performance characteristics of a transistor utilizing the silicon dioxide as gate dielectric. In some embodiments, the transistors may be recessed transistors. Example embodiments are described with reference to FIGS. 1-7 .
- a flowchart diagram 5 describes an example method.
- silicon dioxide is formed along a silicon-containing surface utilizing a first treatment temperature.
- the silicon dioxide may be formed by deposition (for instance ALD or CVD), and in such embodiments the first treatment temperature corresponds to the temperature of the substrate that the silicon dioxide is deposited on.
- the silicon dioxide may be formed by thermal growth (for instance, growth through furnace oxidation and/or radical oxidation), and the first treatment temperature may correspond to the temperature of the substrate during such thermal growth.
- the thermal growth may comprise ISSG, and the first treatment temperature may be less than or equal to about 1000° C.
- an interface between silicon dioxide and silicon is annealed at a second treatment temperature which is greater than the first treatment temperature.
- the anneal may be conducted at a temperature of at least about 1050° C.
- the anneal of the SiO 2 /Si interface is found to improve properties of the interface relative to conventional treatments lacking such anneal. For instance, if the silicon dioxide is subsequently incorporated into a transistor as gate dielectric, and if a channel region of the transistor is formed in silicon proximate the SiO 2 /Si interface, the transistor may have a retention time which is at least doubled relative to an analogous transistor formed without the high-temperature anneal.
- FIGS. 2-7 An example embodiment method of forming a transistor is described with reference to FIGS. 2-7 .
- a semiconductor construction 10 is shown to comprise a patterned mask 14 over a silicon-containing base 12 .
- Base 12 may comprise, consist essentially of, or consist of monocrystalline silicon, and may be referred to as a semiconductor substrate, or as a portion of a semiconductor substrate.
- semiconductor substrate semiconductor substrate
- semiconductor construction semiconductor material layers
- semiconductor material layers semiconductor material layers
- substrate refers to any supporting structure, including, but not limited to, the semiconductor substrates described above.
- Base 12 may correspond to a semiconductor substrate containing one or more materials associated with integrated circuit fabrication in some embodiments. Some of the materials may be under the shown region of the base and/or may be laterally adjacent the shown region of the base; and may correspond to one or more of refractory metal materials, barrier materials, diffusion materials, insulator materials, etc.
- the illustrated patterned mask 14 comprises silicon nitride 16 over a pad of silicon dioxide 18 .
- Other patterned masks may be utilized in other embodiments.
- the patterned mask may be formed utilizing conventional methods.
- the patterned mask 14 defines an opening 20 , and such opening has been extended into base 12 .
- the opening may be extended into base 12 utilizing one or more suitable etches.
- opening 20 may be a trench which extends in and out of the page relative to the cross-sectional view of FIG. 2 .
- the opening 20 in the embodiment of FIG. 2 may be utilized to form a recessed transistor, such as the transistor described below with reference to FIG. 7 .
- processing described herein may be utilized to form FINFET devices (and in some embodiments may be utilized to treat silicon dioxide along saddles of the FINFET devices), or may be utilized to form any other suitable devices that are either now known or yet to be developed.
- a periphery of opening 20 comprises a silicon-containing surface 19 of base 12 .
- base 12 comprises monocrystalline silicon and the surface 19 comprises multiple exposed crystallographic planes of the monocrystalline silicon.
- a liner 22 is formed within opening 20 .
- the liner may be formed by ALD, CVD, furnace oxidation, radical oxidation and/or any other suitable method while maintaining a temperature of base 12 at less than or equal to about 1000° C.
- the liner may be formed utilizing ALD, CVD, furnace oxidation, radical oxidation and/or any other suitable method while maintaining base 12 at a temperature within a range of from about 700° C. to about 1000° C.
- the temperature of base 12 during the growth of the liner 22 corresponds to the first treatment temperature referred to in the flowchart of FIG. 1 .
- a portion of liner 22 directly against base 12 may comprise, consist essentially of, or consist of silicon dioxide.
- the liner 22 may be formed by any suitable method having an appropriate treatment temperature.
- the silicon dioxide may be formed by oxidation of the silicon-containing surface 19 ; and in such embodiments the silicon dioxide may be considered to be thermally grown from base 12 .
- the thermal growth may cease after a limiting amount of silicon dioxide is formed due to the inability of additional reactants to penetrate through the silicon dioxide and further react with materials underlying the silicon dioxide.
- the limiting amount of silicon dioxide formed under thermal growth conditions may be from about 45 ⁇ to about 75 ⁇ .
- An SiO 2 /Si interface 29 occurs where silicon dioxide of liner 22 joins with silicon of base 12 .
- the region of liner 22 adjacent hard mask 14 may comprise materials other than silicon dioxide.
- masking material 16 comprises silicon nitride
- silicon oxynitride may be formed as the region of liner 22 adjacent such masking material.
- the liner has an approximately constant thickness extending along base 12 , and along the masking materials 16 and 18 . In other embodiments, the liner may be formed to different thicknesses along one or both of the masking materials than along the base 12 , and in some embodiments there may be little or no liner formed along one or both of the masking materials.
- construction 10 is illustrated exposed to thermal energy 30 during an anneal of the interface 29 .
- Such anneal may comprise raising a temperature of base 12 to at least about 1050° C.
- the temperature of base 12 during the anneal of interface 29 may correspond to the second treatment temperature referred to in the flowchart of FIG. 1 .
- the anneal temperature may be within a range of from about 1050° C. to about 1200° C.
- the second treatment temperature is described herein as referring to the temperature of base 12 in some embodiments, because in practice the base may be heated in order to achieve a desired temperature of interface 29 .
- the second treatment temperature may be maintained within the base 12 , and therefore the interface 29 , for any suitable time. In some embodiments, the second treatment temperature may be maintained for a duration of from about 1 second to about 60 minutes. In some embodiments, the second treatment temperature may be maintained for a duration of from about 5 seconds to about 60 minutes. In some embodiments, the second treatment temperature may be considered to subject the silicon dioxide/silicon interface to a high thermal budget after an initial oxidation induced by the first thermal treatment.
- the second treatment temperature may be maintained while construction 10 is within a reaction chamber (e.g., a furnace) and under any suitable ambient.
- the ambient may consist of material inert relative to reaction with the silicon dioxide under the reaction conditions of the second temperature treatment; and may, for example, comprise, consist essentially of, or consist of N 2 .
- Any suitable pressure may be within the chamber during the second temperature treatment; such as, for example, a pressure which is about atmospheric.
- a temperature of base 12 and the associated interface 29 may be ramped to the second treatment temperature immediately after thermal growth of silicon dioxide has ceased, and without cooling of the interface.
- interface 29 may be cooled after formation of the silicon dioxide, and prior to exposure of the interface to the second treatment temperature.
- base 12 and the associated interface 29 may be cooled to a temperature of less than or equal to about 700° C. prior to ramping base 12 to the second treatment temperature.
- the thermal anneal of interface 29 may occur in the same chamber utilized for the formation of liner 22 in some embodiments, or in a different chamber in other embodiments.
- electrically conductive gate material 40 is formed in a bottom of opening 20 , and electrically insulative material 42 is formed over the gate material.
- the electrically conductive gate material may comprise any suitable composition or combination of compositions; including, for example, one or more of various metals (for instance, tungsten, titanium, etc.), metal-containing materials (for instance, metal silicides, metal nitrides, metal carbide, etc.) and conductively-doped semiconductor materials (for instance, conductively-doped silicon, conductively-doped germanium, etc.).
- the electrically insulative material 42 may comprise any suitable composition or combination of compositions; including, for example, one or more of silicon nitride, silicon dioxide, borophosphosilicate glass, phosphosilicate glass, fluorosilicate glass, etc.
- the materials 40 and 42 may be formed utilizing conventional methods.
- the gate material 40 may be a wordline extending in and out of the page relative to the cross-section of FIG. 5 .
- the portion of the gate material 40 within the cross-section of FIG. 5 may be considered to be a transistor gate 41 .
- construction 10 is subjected to planarization (for instance, chemical-mechanical polishing) to remove mask 14 ( FIG. 5 ) and form a planarized surface 43 extending across base 12 and insulative material 42 .
- planarization for instance, chemical-mechanical polishing
- source/drain regions 44 and 46 are formed within base 12 on opposing sides of the transistor gate 41 from one another.
- the source/regions 44 and 46 may be formed by implanting suitable dopant into base 12 utilizing conventional methods.
- the source/drain regions 44 and 46 together with gate 41 , form a transistor 50 .
- the silicon dioxide of liner 22 is a gate oxide of such transistor, and spaces the gate from a channel region.
- the transistor 50 may have a retention time that is at least doubled relative to that of an analogous transistor formed without the annealing described above with reference to FIG. 4 , and in some cases which is tripled, quadrupled, etc., relative to the retention time of such analogous transistor.
- the gate 41 has a width 45 of less than or equal to about 40 nanometers.
- one of the source/drain regions may be electrically coupled to a charge-storage device 60 (such as a capacitor) to form a DRAM cell.
- a charge-storage device 60 such as a capacitor
- such DRAM cell may be a representative DRAM cell within an array of substantially identical DRAM cells.
- Such array may have a time to 200 bit per die failure of 400 milliseconds or higher for charge retention, even utilizing devices in which gate width 45 is less than or equal to about 40 nanometers.
- the retention time may be substantially longer than the retention time obtained utilizing conventionally-formed DRAM cells, which can reduce refresh and thereby provide numerous advantages relative to the array of conventionally-formed DRAM cells; including, for example, less power drain, fewer clock cycles devoted to refresh, etc.
- methods described herein may be utilized to fabricate DRAM arrays having substantially improved variable retention times across the cells of the arrays relative to conventionally-formed DRAM arrays.
- FIGS. 2-7 may form silicon dioxide within an opening that extends into a monocrystalline silicon base.
- the silicon dioxide may be formed across multiple planes of the monocrystalline silicon.
- the processing described herein of annealing silicon dioxide at a higher temperature than that utilized to grow the silicon dioxide may be particularly effective for improving devices in which the silicon dioxide is grown across multiple crystallographic planes of monocrystalline silicon.
- the processing may also provide improvements in applications in which silicon dioxide is grown along only a single plane of monocrystalline silicon (for instance, across an upper surface of a monocrystalline silicon wafer), or along other forms of silicon besides monocrystalline silicon (for instance, polycrystalline silicon or amorphous silicon).
- the invention includes embodiments in which silicon dioxide is formed along only one crystallographic plane of monocrystalline silicon, as well as embodiments in which silicon dioxide is formed against other forms of silicon besides monocrystalline silicon.
- the invention includes a method of forming silicon dioxide in which silicon dioxide is formed across a silicon-containing surface utilizing a first treatment temperature of less than or equal to about 1000° C., and in which an interface between the silicon dioxide and the silicon-containing surface is annealed utilizing a second treatment temperature which is at least about 1050° C.
- the invention includes a method of forming silicon dioxide in which an opening is formed to extend into monocrystalline silicon.
- the opening exposes multiple crystallographic planes of the monocrystalline silicon.
- Silicon dioxide is formed along the multiple crystallographic planes along an interior surface of the opening utilizing a first treatment temperature of less than or equal to about 1000° C.
- An interface between the silicon dioxide and the monocrystalline silicon is annealed utilizing a second treatment temperature which is at least about 1050° C.
- the invention includes a method of forming a transistor.
- a trench is formed to extend into monocrystalline silicon.
- the trench exposes multiple crystallographic planes of the monocrystalline silicon.
- Silicon dioxide is formed along the multiple crystallographic planes along an interior surface of the trench utilizing a first treatment temperature of less than or equal to about 1000° C.
- An interface between the silicon dioxide and the monocrystalline silicon is annealed utilizing a second treatment temperature which is at least about 1050° C.
- a transistor gate is formed within the trench. The transistor gate is spaced from the monocrystalline silicon by the silicon dioxide.
- a pair of source/drain regions is formed within the monocrystalline silicon; with the source/drain regions being on opposing sides of the transistor gate from one another.
- the invention includes a DRAM cell.
- the cell includes a gate spaced from a silicon-containing channel region by silicon dioxide, source/drain regions on opposing sides of the gate relative to one another, and a charge-storage device coupled to one of the source/drain regions.
- the silicon dioxide is formed utilizing the two stages of (1) growing silicon dioxide across a silicon-containing surface utilizing a first treatment temperature of less than or equal to about 1000° C., and (2) annealing an interface between the silicon dioxide and the silicon-containing surface utilizing a second treatment temperature which is at least about 1050° C.
- the gate has a width of less than or equal to about 40 nanometers.
- the DRAM cell is within an array having a time to 200 bit per die failure of at least about 400 milliseconds for charge retention.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Crystallography & Structural Chemistry (AREA)
- General Chemical & Material Sciences (AREA)
- Ceramic Engineering (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
- This patent resulted from a divisional of U.S. patent application Ser. No. 13/451,316 which was filed Apr. 19, 2012, and which is incorporated herein in its entirety.
- DRAM cells and methods of forming silicon dioxide.
- Silicon dioxide may be incorporated into integrated circuitry as a dielectric material. For instance, silicon dioxide may be utilized as capacitor dielectric, electrical isolation between adjacent electrically conductive circuit components, gate dielectric, etc.
- Numerous methods are known for forming silicon dioxide. For instance, silicon dioxide may be deposited across a surface utilizing one or both of atomic layer deposition (ALD) and chemical vapor deposition (CVD). As another example, silicon dioxide may be thermally grown from a silicon-containing surface utilizing radical oxidation and/or furnace oxidation. An example of radical oxidation is in situ steam generation (ISSG). The ISSG may include exposure of the silicon-containing surface to a combination of steam and hydrogen, while maintaining the silicon-containing surface at a temperature of less than or equal to about 1000° C. The ISSG may be conducted within a reaction chamber, with a pressure within such chamber being at or above atmospheric pressure.
- There is a continuing goal to improve performance of integrated circuit components, and a continuing goal to decrease dimensions of individual components to achieve increasing levels of integration. Accordingly, it is desired to achieve improved performance from the various materials utilized in integrated circuitry, including silicon dioxide. It is therefore desired to develop improved methods of forming silicon dioxide such that the silicon dioxide may enable fabrication of integrated circuit components having improved performance characteristics.
-
FIG. 1 is a flowchart diagram of an example embodiment. -
FIGS. 2-7 are diagrammatic cross-sectional views of a portion of a semiconductor construction at various process stages of an example embodiment method. - Some embodiments include utilization of a high-temperature anneal after formation of silicon dioxide to improve characteristics of an interface between the silicon dioxide and a supporting silicon-containing material. Such may improve performance characteristics of components utilizing the silicon dioxide, and in some embodiments may improve performance characteristics of a transistor utilizing the silicon dioxide as gate dielectric. In some embodiments, the transistors may be recessed transistors. Example embodiments are described with reference to
FIGS. 1-7 . - Referring to
FIG. 1 , a flowchart diagram 5 describes an example method. In a first step, silicon dioxide is formed along a silicon-containing surface utilizing a first treatment temperature. In some embodiments, the silicon dioxide may be formed by deposition (for instance ALD or CVD), and in such embodiments the first treatment temperature corresponds to the temperature of the substrate that the silicon dioxide is deposited on. In some embodiments, the silicon dioxide may be formed by thermal growth (for instance, growth through furnace oxidation and/or radical oxidation), and the first treatment temperature may correspond to the temperature of the substrate during such thermal growth. In an example embodiment, the thermal growth may comprise ISSG, and the first treatment temperature may be less than or equal to about 1000° C. - In the second step of the
FIG. 1 flowchart, an interface between silicon dioxide and silicon is annealed at a second treatment temperature which is greater than the first treatment temperature. In some embodiments, the anneal may be conducted at a temperature of at least about 1050° C. - The anneal of the SiO2/Si interface is found to improve properties of the interface relative to conventional treatments lacking such anneal. For instance, if the silicon dioxide is subsequently incorporated into a transistor as gate dielectric, and if a channel region of the transistor is formed in silicon proximate the SiO2/Si interface, the transistor may have a retention time which is at least doubled relative to an analogous transistor formed without the high-temperature anneal.
- An example embodiment method of forming a transistor is described with reference to
FIGS. 2-7 . - Referring to
FIG. 2 , asemiconductor construction 10 is shown to comprise a patternedmask 14 over a silicon-containingbase 12. -
Base 12 may comprise, consist essentially of, or consist of monocrystalline silicon, and may be referred to as a semiconductor substrate, or as a portion of a semiconductor substrate. The terms “semiconductive substrate,” “semiconductor construction” and “semiconductor substrate” mean any construction comprising semiconductor material, including, but not limited to, bulk semiconductor materials such as a semiconductor wafer (either alone or in assemblies comprising other materials), and semiconductor material layers (either alone or in assemblies comprising other materials). The term “substrate” refers to any supporting structure, including, but not limited to, the semiconductor substrates described above.Base 12 may correspond to a semiconductor substrate containing one or more materials associated with integrated circuit fabrication in some embodiments. Some of the materials may be under the shown region of the base and/or may be laterally adjacent the shown region of the base; and may correspond to one or more of refractory metal materials, barrier materials, diffusion materials, insulator materials, etc. - The illustrated patterned
mask 14 comprisessilicon nitride 16 over a pad ofsilicon dioxide 18. Other patterned masks may be utilized in other embodiments. The patterned mask may be formed utilizing conventional methods. - The patterned
mask 14 defines anopening 20, and such opening has been extended intobase 12. The opening may be extended intobase 12 utilizing one or more suitable etches. In some embodiments, opening 20 may be a trench which extends in and out of the page relative to the cross-sectional view ofFIG. 2 . The opening 20 in the embodiment ofFIG. 2 may be utilized to form a recessed transistor, such as the transistor described below with reference toFIG. 7 . In other embodiments, processing described herein (for instance, the processing described above with reference toFIG. 1 ) may be utilized to form FINFET devices (and in some embodiments may be utilized to treat silicon dioxide along saddles of the FINFET devices), or may be utilized to form any other suitable devices that are either now known or yet to be developed. - A periphery of
opening 20 comprises a silicon-containingsurface 19 ofbase 12. In some embodiments,base 12 comprises monocrystalline silicon and thesurface 19 comprises multiple exposed crystallographic planes of the monocrystalline silicon. - Referring to
FIG. 3 , aliner 22 is formed within opening 20. The liner may be formed by ALD, CVD, furnace oxidation, radical oxidation and/or any other suitable method while maintaining a temperature ofbase 12 at less than or equal to about 1000° C. In some embodiments, the liner may be formed utilizing ALD, CVD, furnace oxidation, radical oxidation and/or any other suitable method while maintainingbase 12 at a temperature within a range of from about 700° C. to about 1000° C. The temperature ofbase 12 during the growth of theliner 22 corresponds to the first treatment temperature referred to in the flowchart ofFIG. 1 . - A portion of
liner 22 directly againstbase 12 may comprise, consist essentially of, or consist of silicon dioxide. - As discussed above, the
liner 22 may be formed by any suitable method having an appropriate treatment temperature. In some embodiments, the silicon dioxide may be formed by oxidation of the silicon-containingsurface 19; and in such embodiments the silicon dioxide may be considered to be thermally grown frombase 12. The thermal growth may cease after a limiting amount of silicon dioxide is formed due to the inability of additional reactants to penetrate through the silicon dioxide and further react with materials underlying the silicon dioxide. In some embodiments, the limiting amount of silicon dioxide formed under thermal growth conditions may be from about 45 Å to about 75 Å. - An SiO2/
Si interface 29 occurs where silicon dioxide ofliner 22 joins with silicon ofbase 12. - The region of
liner 22 adjacenthard mask 14 may comprise materials other than silicon dioxide. For instance, ifmasking material 16 comprises silicon nitride, then silicon oxynitride may be formed as the region ofliner 22 adjacent such masking material. In the shown embodiment, the liner has an approximately constant thickness extending alongbase 12, and along themasking materials base 12, and in some embodiments there may be little or no liner formed along one or both of the masking materials. - Referring to
FIG. 4 ,construction 10 is illustrated exposed tothermal energy 30 during an anneal of theinterface 29. Such anneal may comprise raising a temperature ofbase 12 to at least about 1050° C. The temperature ofbase 12 during the anneal ofinterface 29 may correspond to the second treatment temperature referred to in the flowchart ofFIG. 1 . In some embodiments, the anneal temperature may be within a range of from about 1050° C. to about 1200° C. The second treatment temperature is described herein as referring to the temperature ofbase 12 in some embodiments, because in practice the base may be heated in order to achieve a desired temperature ofinterface 29. - The second treatment temperature may be maintained within the
base 12, and therefore theinterface 29, for any suitable time. In some embodiments, the second treatment temperature may be maintained for a duration of from about 1 second to about 60 minutes. In some embodiments, the second treatment temperature may be maintained for a duration of from about 5 seconds to about 60 minutes. In some embodiments, the second treatment temperature may be considered to subject the silicon dioxide/silicon interface to a high thermal budget after an initial oxidation induced by the first thermal treatment. - The second treatment temperature may be maintained while
construction 10 is within a reaction chamber (e.g., a furnace) and under any suitable ambient. In some embodiments, the ambient may consist of material inert relative to reaction with the silicon dioxide under the reaction conditions of the second temperature treatment; and may, for example, comprise, consist essentially of, or consist of N2. Any suitable pressure may be within the chamber during the second temperature treatment; such as, for example, a pressure which is about atmospheric. - In embodiments in which
liner 22 is formed by thermal growth, a temperature ofbase 12 and the associatedinterface 29 may be ramped to the second treatment temperature immediately after thermal growth of silicon dioxide has ceased, and without cooling of the interface. In other embodiments,interface 29 may be cooled after formation of the silicon dioxide, and prior to exposure of the interface to the second treatment temperature. For instance, in some embodiments base 12 and the associatedinterface 29 may be cooled to a temperature of less than or equal to about 700° C. prior to rampingbase 12 to the second treatment temperature. - The thermal anneal of
interface 29 may occur in the same chamber utilized for the formation ofliner 22 in some embodiments, or in a different chamber in other embodiments. - Referring to
FIG. 5 , electricallyconductive gate material 40 is formed in a bottom of opening 20, and electricallyinsulative material 42 is formed over the gate material. The electrically conductive gate material may comprise any suitable composition or combination of compositions; including, for example, one or more of various metals (for instance, tungsten, titanium, etc.), metal-containing materials (for instance, metal silicides, metal nitrides, metal carbide, etc.) and conductively-doped semiconductor materials (for instance, conductively-doped silicon, conductively-doped germanium, etc.). Theelectrically insulative material 42 may comprise any suitable composition or combination of compositions; including, for example, one or more of silicon nitride, silicon dioxide, borophosphosilicate glass, phosphosilicate glass, fluorosilicate glass, etc. Thematerials - The
gate material 40 may be a wordline extending in and out of the page relative to the cross-section ofFIG. 5 . The portion of thegate material 40 within the cross-section ofFIG. 5 may be considered to be atransistor gate 41. - Referring to
FIG. 6 ,construction 10 is subjected to planarization (for instance, chemical-mechanical polishing) to remove mask 14 (FIG. 5 ) and form aplanarized surface 43 extending acrossbase 12 andinsulative material 42. - Referring to
FIG. 7 , source/drain regions base 12 on opposing sides of thetransistor gate 41 from one another. The source/regions base 12 utilizing conventional methods. The source/drain regions gate 41, form atransistor 50. The silicon dioxide ofliner 22 is a gate oxide of such transistor, and spaces the gate from a channel region. - The processing described herein, and specifically the annealing of interface 29 (
FIG. 4 ) at a higher temperature than that utilized to grow the silicon dioxide ofliner 22, forms a transistor which may have improved properties relative to conventional transistors. Specifically, thetransistor 50 may have a retention time that is at least doubled relative to that of an analogous transistor formed without the annealing described above with reference toFIG. 4 , and in some cases which is tripled, quadrupled, etc., relative to the retention time of such analogous transistor. - In some embodiments, the
gate 41 has awidth 45 of less than or equal to about 40 nanometers. - In some embodiments, one of the source/drain regions may be electrically coupled to a charge-storage device 60 (such as a capacitor) to form a DRAM cell. In some embodiments, such DRAM cell may be a representative DRAM cell within an array of substantially identical DRAM cells. Such array may have a time to 200 bit per die failure of 400 milliseconds or higher for charge retention, even utilizing devices in which
gate width 45 is less than or equal to about 40 nanometers. The retention time may be substantially longer than the retention time obtained utilizing conventionally-formed DRAM cells, which can reduce refresh and thereby provide numerous advantages relative to the array of conventionally-formed DRAM cells; including, for example, less power drain, fewer clock cycles devoted to refresh, etc. In some embodiments, methods described herein may be utilized to fabricate DRAM arrays having substantially improved variable retention times across the cells of the arrays relative to conventionally-formed DRAM arrays. - The example embodiment of
FIGS. 2-7 may form silicon dioxide within an opening that extends into a monocrystalline silicon base. In such embodiments, the silicon dioxide may be formed across multiple planes of the monocrystalline silicon. The processing described herein of annealing silicon dioxide at a higher temperature than that utilized to grow the silicon dioxide may be particularly effective for improving devices in which the silicon dioxide is grown across multiple crystallographic planes of monocrystalline silicon. However, the processing may also provide improvements in applications in which silicon dioxide is grown along only a single plane of monocrystalline silicon (for instance, across an upper surface of a monocrystalline silicon wafer), or along other forms of silicon besides monocrystalline silicon (for instance, polycrystalline silicon or amorphous silicon). Accordingly, the invention includes embodiments in which silicon dioxide is formed along only one crystallographic plane of monocrystalline silicon, as well as embodiments in which silicon dioxide is formed against other forms of silicon besides monocrystalline silicon. - The particular orientation of the various embodiments in the drawings is for illustrative purposes only, and the embodiments may be rotated relative to the shown orientations in some applications. The description provided herein, and the claims that follow, pertain to any structures that have the described relationships between various features, regardless of whether the structures are in the particular orientation of the drawings, or are rotated relative to such orientation.
- The cross-sectional views of the accompanying illustrations only show features within the planes of the cross-sections, and do not show materials behind the planes of the cross-sections in order to simplify the drawings.
- When a structure is referred to above as being “on” or “against” another structure, it can be directly on the other structure or intervening structures may also be present. In contrast, when a structure is referred to as being “directly on” or “directly against” another structure, there are no intervening structures present. When a structure is referred to as being “connected” or “coupled” to another structure, it can be directly connected or coupled to the other structure, or intervening structures may be present. In contrast, when a structure is referred to as being “directly connected” or “directly coupled” to another structure, there are no intervening structures present.
- In some embodiments, the invention includes a method of forming silicon dioxide in which silicon dioxide is formed across a silicon-containing surface utilizing a first treatment temperature of less than or equal to about 1000° C., and in which an interface between the silicon dioxide and the silicon-containing surface is annealed utilizing a second treatment temperature which is at least about 1050° C.
- In some embodiments, the invention includes a method of forming silicon dioxide in which an opening is formed to extend into monocrystalline silicon. The opening exposes multiple crystallographic planes of the monocrystalline silicon. Silicon dioxide is formed along the multiple crystallographic planes along an interior surface of the opening utilizing a first treatment temperature of less than or equal to about 1000° C. An interface between the silicon dioxide and the monocrystalline silicon is annealed utilizing a second treatment temperature which is at least about 1050° C.
- In some embodiments, the invention includes a method of forming a transistor. A trench is formed to extend into monocrystalline silicon. The trench exposes multiple crystallographic planes of the monocrystalline silicon. Silicon dioxide is formed along the multiple crystallographic planes along an interior surface of the trench utilizing a first treatment temperature of less than or equal to about 1000° C. An interface between the silicon dioxide and the monocrystalline silicon is annealed utilizing a second treatment temperature which is at least about 1050° C. A transistor gate is formed within the trench. The transistor gate is spaced from the monocrystalline silicon by the silicon dioxide. A pair of source/drain regions is formed within the monocrystalline silicon; with the source/drain regions being on opposing sides of the transistor gate from one another.
- In some embodiments, the invention includes a DRAM cell. The cell includes a gate spaced from a silicon-containing channel region by silicon dioxide, source/drain regions on opposing sides of the gate relative to one another, and a charge-storage device coupled to one of the source/drain regions. The silicon dioxide is formed utilizing the two stages of (1) growing silicon dioxide across a silicon-containing surface utilizing a first treatment temperature of less than or equal to about 1000° C., and (2) annealing an interface between the silicon dioxide and the silicon-containing surface utilizing a second treatment temperature which is at least about 1050° C. The gate has a width of less than or equal to about 40 nanometers. The DRAM cell is within an array having a time to 200 bit per die failure of at least about 400 milliseconds for charge retention.
- In compliance with the statute, the subject matter disclosed herein has been described in language more or less specific as to structural and methodical features. It is to be understood, however, that the claims are not limited to the specific features shown and described, since the means herein disclosed comprise example embodiments. The claims are thus to be afforded full scope as literally worded, and to be appropriately interpreted in accordance with the doctrine of equivalents.
Claims (20)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/740,072 US20150279694A1 (en) | 2012-04-19 | 2015-06-15 | DRAM Cells and Methods of Forming Silicon Dioxide |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/451,316 US9064692B2 (en) | 2012-04-19 | 2012-04-19 | DRAM cells and methods of forming silicon dioxide |
US14/740,072 US20150279694A1 (en) | 2012-04-19 | 2015-06-15 | DRAM Cells and Methods of Forming Silicon Dioxide |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/451,316 Division US9064692B2 (en) | 2012-04-19 | 2012-04-19 | DRAM cells and methods of forming silicon dioxide |
Publications (1)
Publication Number | Publication Date |
---|---|
US20150279694A1 true US20150279694A1 (en) | 2015-10-01 |
Family
ID=49379292
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/451,316 Active 2033-05-07 US9064692B2 (en) | 2012-04-19 | 2012-04-19 | DRAM cells and methods of forming silicon dioxide |
US14/740,072 Abandoned US20150279694A1 (en) | 2012-04-19 | 2015-06-15 | DRAM Cells and Methods of Forming Silicon Dioxide |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/451,316 Active 2033-05-07 US9064692B2 (en) | 2012-04-19 | 2012-04-19 | DRAM cells and methods of forming silicon dioxide |
Country Status (1)
Country | Link |
---|---|
US (2) | US9064692B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2021223593A1 (en) * | 2020-05-08 | 2021-11-11 | 长鑫存储技术有限公司 | Semiconductor device and method for manufacturing same |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109309123B (en) | 2017-07-28 | 2020-11-10 | 联华电子股份有限公司 | Semiconductor element and manufacturing method thereof |
CN110246842A (en) | 2018-03-08 | 2019-09-17 | 联华电子股份有限公司 | A method of making semiconductor element |
CN111816556B (en) * | 2020-06-03 | 2024-01-23 | 中国科学院微电子研究所 | Transistor and preparation method |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6204205B1 (en) * | 1999-07-06 | 2001-03-20 | Taiwan Semiconductor Manufacturing Company | Using H2anneal to improve the electrical characteristics of gate oxide |
US20040192009A1 (en) * | 2003-03-26 | 2004-09-30 | Infineon Technologies North America Corp. | Trench isolation employing a doped oxide trench fill |
KR20080029661A (en) * | 2006-09-29 | 2008-04-03 | 주식회사 하이닉스반도체 | Manufacturing method of recessed gate transistor |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5646074A (en) | 1995-12-15 | 1997-07-08 | Mosel Vitelic, Inc. | Method of forming gate oxide for field effect transistor |
US6743495B2 (en) | 2001-03-30 | 2004-06-01 | Memc Electronic Materials, Inc. | Thermal annealing process for producing silicon wafers with improved surface characteristics |
US7176094B2 (en) | 2002-03-06 | 2007-02-13 | Chartered Semiconductor Manufacturing Ltd. | Ultra-thin gate oxide through post decoupled plasma nitridation anneal |
US7422960B2 (en) | 2006-05-17 | 2008-09-09 | Micron Technology, Inc. | Method of forming gate arrays on a partial SOI substrate |
US7479466B2 (en) | 2006-07-14 | 2009-01-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method of heating semiconductor wafer to improve wafer flatness |
CN102110644A (en) | 2009-12-23 | 2011-06-29 | 中芯国际集成电路制造(上海)有限公司 | Method for manufacturing silicide alignment block (SAB) film of p-type metal-oxide semiconductor (PMOS) device |
-
2012
- 2012-04-19 US US13/451,316 patent/US9064692B2/en active Active
-
2015
- 2015-06-15 US US14/740,072 patent/US20150279694A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6204205B1 (en) * | 1999-07-06 | 2001-03-20 | Taiwan Semiconductor Manufacturing Company | Using H2anneal to improve the electrical characteristics of gate oxide |
US20040192009A1 (en) * | 2003-03-26 | 2004-09-30 | Infineon Technologies North America Corp. | Trench isolation employing a doped oxide trench fill |
KR20080029661A (en) * | 2006-09-29 | 2008-04-03 | 주식회사 하이닉스반도체 | Manufacturing method of recessed gate transistor |
Non-Patent Citations (1)
Title |
---|
Kim (KR 1020080029661) translation * |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2021223593A1 (en) * | 2020-05-08 | 2021-11-11 | 长鑫存储技术有限公司 | Semiconductor device and method for manufacturing same |
Also Published As
Publication number | Publication date |
---|---|
US20130277723A1 (en) | 2013-10-24 |
US9064692B2 (en) | 2015-06-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11664376B2 (en) | Semiconductor device and method of manufacturing the same | |
JP3523093B2 (en) | Semiconductor device and manufacturing method thereof | |
US7176109B2 (en) | Method for forming raised structures by controlled selective epitaxial growth of facet using spacer | |
US6627488B2 (en) | Method for fabricating a semiconductor device using a damascene process | |
US6933228B2 (en) | Method of manufacturing of contact plug in a contact hole on a silicon substrate | |
JP2009016692A (en) | Manufacturing method of semiconductor storage device, and semiconductor storage device | |
JP2000077658A (en) | Manufacture of semiconductor device | |
JP2003031806A (en) | Mos transistor method for manufacturing it | |
US20150279694A1 (en) | DRAM Cells and Methods of Forming Silicon Dioxide | |
KR100603588B1 (en) | Semiconductor device with low contact resistance and method for fabricating the same | |
KR20080055796A (en) | Nonvolatile semiconductor memory element having excellent charge retention properties and process for producing the same | |
KR100654002B1 (en) | Method of fabricating the semiconductor device having w-polycide gate and recessed channel | |
JP2003069013A (en) | Semiconductor device and method of manufacturing the same | |
US20070066023A1 (en) | Method to form a device on a soi substrate | |
JP2005064032A (en) | Semiconductor device and its manufacturing method | |
US9099472B2 (en) | Semiconductor constructions, methods of forming conductive structures and methods of forming DRAM cells | |
US11257911B2 (en) | Sacrificial layer for semiconductor process | |
JP4417808B2 (en) | Manufacturing method of semiconductor device | |
JP4950599B2 (en) | Manufacturing method of semiconductor device | |
KR100650715B1 (en) | Method for forming contact plug of semiconductor device | |
KR101009350B1 (en) | Method for doping in poly silicon and method for fabricating dual poly gate using the same | |
JP4518771B2 (en) | Manufacturing method of semiconductor device | |
CN105826199A (en) | Semiconductor structure forming method | |
KR100672757B1 (en) | Method of forming shallow jucntion in semiconductor device | |
KR100733428B1 (en) | Method for manufacturing contact in semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038669/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT, MARYLAND Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 Owner name: MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:038954/0001 Effective date: 20160426 |
|
STCB | Information on status: application discontinuation |
Free format text: ABANDONED -- FAILURE TO PAY ISSUE FEE |
|
AS | Assignment |
Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT, CALIFORNIA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 Owner name: U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGEN Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REPLACE ERRONEOUSLY FILED PATENT #7358718 WITH THE CORRECT PATENT #7358178 PREVIOUSLY RECORDED ON REEL 038669 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE SECURITY INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:043079/0001 Effective date: 20160426 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT;REEL/FRAME:047243/0001 Effective date: 20180629 |
|
AS | Assignment |
Owner name: MICRON TECHNOLOGY, INC., IDAHO Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC., AS COLLATERAL AGENT;REEL/FRAME:050937/0001 Effective date: 20190731 |