JP5216360B2 - 半導体装置 - Google Patents

半導体装置 Download PDF

Info

Publication number
JP5216360B2
JP5216360B2 JP2008036771A JP2008036771A JP5216360B2 JP 5216360 B2 JP5216360 B2 JP 5216360B2 JP 2008036771 A JP2008036771 A JP 2008036771A JP 2008036771 A JP2008036771 A JP 2008036771A JP 5216360 B2 JP5216360 B2 JP 5216360B2
Authority
JP
Japan
Prior art keywords
region
layer
thin film
semiconductor layer
semiconductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2008036771A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008235876A (ja
JP2008235876A5 (enExample
Inventor
舜平 山崎
郁子 川俣
康行 荒井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to JP2008036771A priority Critical patent/JP5216360B2/ja
Publication of JP2008235876A publication Critical patent/JP2008235876A/ja
Publication of JP2008235876A5 publication Critical patent/JP2008235876A5/ja
Application granted granted Critical
Publication of JP5216360B2 publication Critical patent/JP5216360B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
    • H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • H10B41/42—Simultaneous manufacture of periphery and memory cells
    • H10B41/49—Simultaneous manufacture of periphery and memory cells comprising different types of peripheral transistor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/0411—Manufacture or treatment of FETs having insulated gates [IGFET] of FETs having floating gates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/68—Floating-gate IGFETs
    • H10D30/681—Floating-gate IGFETs having only two programming levels
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/201—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates the substrates comprising an insulating layer on a semiconductor body, e.g. SOI
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/421—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer
    • H10D86/427—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer having different thicknesses of the semiconductor bodies in different TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/431—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having different compositions, shapes, layouts or thicknesses of gate insulators in different TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
    • H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
    • H10B41/42—Simultaneous manufacture of periphery and memory cells
    • H10B41/43—Simultaneous manufacture of periphery and memory cells comprising only one type of peripheral transistor

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Semiconductor Memories (AREA)
  • Thin Film Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Non-Volatile Memory (AREA)
  • Dram (AREA)
JP2008036771A 2007-02-22 2008-02-19 半導体装置 Expired - Fee Related JP5216360B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008036771A JP5216360B2 (ja) 2007-02-22 2008-02-19 半導体装置

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2007041685 2007-02-22
JP2007041685 2007-02-22
JP2008036771A JP5216360B2 (ja) 2007-02-22 2008-02-19 半導体装置

Publications (3)

Publication Number Publication Date
JP2008235876A JP2008235876A (ja) 2008-10-02
JP2008235876A5 JP2008235876A5 (enExample) 2011-03-31
JP5216360B2 true JP5216360B2 (ja) 2013-06-19

Family

ID=39714898

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008036771A Expired - Fee Related JP5216360B2 (ja) 2007-02-22 2008-02-19 半導体装置

Country Status (3)

Country Link
US (1) US8581260B2 (enExample)
JP (1) JP5216360B2 (enExample)
CN (1) CN101252134B (enExample)

Families Citing this family (48)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090193676A1 (en) * 2008-01-31 2009-08-06 Guo Shengguang Shoe Drying Apparatus
JP5221172B2 (ja) * 2008-02-29 2013-06-26 株式会社東芝 Ｎａｎｄ混載型半導体時限スイッチ
US7663192B2 (en) * 2008-06-30 2010-02-16 Intel Corporation CMOS device and method of manufacturing same
CN102509736B (zh) 2008-10-24 2015-08-19 株式会社半导体能源研究所 半导体器件和用于制造该半导体器件的方法
JP5361335B2 (ja) 2008-11-06 2013-12-04 株式会社東芝 不揮発性半導体記憶装置及びその製造方法
TWI616707B (zh) 2008-11-28 2018-03-01 半導體能源研究所股份有限公司 液晶顯示裝置
JP5491833B2 (ja) 2008-12-05 2014-05-14 株式会社半導体エネルギー研究所 半導体装置
TW201023341A (en) * 2008-12-12 2010-06-16 Ind Tech Res Inst Integrated circuit structure
US8441007B2 (en) * 2008-12-25 2013-05-14 Semiconductor Energy Laboratory Co., Ltd. Display device and manufacturing method thereof
US8198666B2 (en) * 2009-02-20 2012-06-12 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device including a nonvolatile memory element having first, second and third insulating films
WO2011024629A1 (en) * 2009-08-25 2011-03-03 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
KR20220153647A (ko) * 2009-10-29 2022-11-18 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치
IN2012DN05057A (enExample) 2009-12-28 2015-10-09 Semiconductor Energy Lab
KR102088281B1 (ko) * 2010-01-22 2020-03-13 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치
US9202822B2 (en) 2010-12-17 2015-12-01 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
TWI570809B (zh) * 2011-01-12 2017-02-11 半導體能源研究所股份有限公司 半導體裝置及其製造方法
TWI595565B (zh) * 2011-06-17 2017-08-11 半導體能源研究所股份有限公司 半導體裝置及其製造方法
KR20130055521A (ko) * 2011-11-18 2013-05-28 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 소자, 및 반도체 소자의 제작 방법, 및 반도체 소자를 포함하는 반도체 장치
TWI588910B (zh) * 2011-11-30 2017-06-21 半導體能源研究所股份有限公司 半導體裝置的製造方法
US9343142B2 (en) * 2012-01-05 2016-05-17 Globalfoundries Inc. Nanowire floating gate transistor
JP6117022B2 (ja) * 2012-07-06 2017-04-19 株式会社半導体エネルギー研究所 半導体装置
US9659889B2 (en) * 2013-12-20 2017-05-23 Intel Corporation Solder-on-die using water-soluble resist system and method
JP2015207639A (ja) * 2014-04-18 2015-11-19 ソニー株式会社 高周波スイッチ用半導体装置、高周波スイッチおよび高周波モジュール
CN104465516B (zh) * 2014-12-05 2017-08-11 京东方科技集团股份有限公司 阵列基板的制造方法、阵列基板和显示装置
US9960283B2 (en) 2014-12-09 2018-05-01 Shenzhen China Star Optoelectronics Technology Co., Ltd Thin-film transistor
CN104465785B (zh) * 2014-12-09 2019-02-12 深圳市华星光电技术有限公司 薄膜晶体管
US9786755B2 (en) 2015-03-18 2017-10-10 Stmicroelectronics (Crolles 2) Sas Process for producing, from an SOI and in particular an FDSOI type substrate, transistors having gate oxides of different thicknesses, and corresponding integrated circuit
FR3034254A1 (fr) * 2015-03-27 2016-09-30 St Microelectronics Sa Procede de realisation d'un substrat de type soi, en particulier fdsoi, adapte a des transistors ayant des dielectriques de grilles d'epaisseurs differentes, substrat et circuit integre correspondants
US20160293596A1 (en) * 2015-03-30 2016-10-06 Texas Instruments Incorporated Normally off iii-nitride transistor
JP2017224676A (ja) * 2016-06-14 2017-12-21 株式会社ジャパンディスプレイ 半導体装置及び表示装置
CN106356378B (zh) * 2016-09-26 2023-10-27 合肥鑫晟光电科技有限公司 阵列基板及其制作方法
US10263013B2 (en) * 2017-02-24 2019-04-16 Globalfoundries Inc. Method of forming an integrated circuit (IC) with hallow trench isolation (STI) regions and the resulting IC structure
CN107768306A (zh) * 2017-10-12 2018-03-06 惠科股份有限公司 显示面板及其制造方法
KR102525989B1 (ko) * 2017-11-27 2023-04-27 삼성디스플레이 주식회사 유기 발광 표시 장치 및 유기 발광 표시 장치의 제조 방법
CN109037037B (zh) * 2018-09-27 2023-09-01 武汉华星光电技术有限公司 低温多晶硅层、薄膜晶体管及其制作方法
CN109637932B (zh) 2018-11-30 2020-11-10 武汉华星光电技术有限公司 薄膜晶体管及其制备方法
JP7303006B2 (ja) * 2019-03-29 2023-07-04 ラピスセミコンダクタ株式会社 半導体装置及び半導体装置の製造方法
CN109994426B (zh) * 2019-04-08 2021-02-09 合肥鑫晟光电科技有限公司 阵列基板及其制备方法
CN110148600A (zh) * 2019-05-05 2019-08-20 深圳市华星光电半导体显示技术有限公司 阵列基板及制备方法
JP7201556B2 (ja) * 2019-08-30 2023-01-10 株式会社ジャパンディスプレイ 半導体装置
CN110620120B (zh) * 2019-09-25 2022-07-29 福州京东方光电科技有限公司 阵列基板及其制作方法、显示装置
KR102890787B1 (ko) * 2020-04-07 2025-11-26 삼성전자주식회사 게이트 스페이서를 갖는 반도체 소자들
KR20220148993A (ko) * 2021-04-29 2022-11-08 삼성디스플레이 주식회사 표시 장치
US12125907B2 (en) * 2021-05-10 2024-10-22 Electronics And Telecommunications Research Institute Semiconductor and method of manufacturing the same
US11798809B2 (en) 2021-06-17 2023-10-24 Taiwan Semiconductor Manufacturing Co., Ltd. Semiconductor device and method of manufacturing
CN114944327B (zh) * 2022-05-26 2025-06-03 浙江中科尚弘离子装备工程有限公司 一种柔性GaSb薄膜制备方法
CN115274861B (zh) 2022-07-27 2025-08-08 武汉华星光电技术有限公司 半导体器件及电子器件
TWI852393B (zh) * 2023-03-10 2024-08-11 華邦電子股份有限公司 半導體裝置及其形成方法

Family Cites Families (53)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6294796B1 (en) * 1982-04-13 2001-09-25 Seiko Epson Corporation Thin film transistors and active matrices including same
JPS59150469A (ja) 1983-02-03 1984-08-28 Toshiba Corp 半導体装置の製造方法
JPS6148975A (ja) 1984-08-16 1986-03-10 Seiko Epson Corp 薄膜トランジスタ
JP2717237B2 (ja) 1991-05-16 1998-02-18 株式会社 半導体エネルギー研究所 絶縁ゲイト型半導体装置およびその作製方法
EP0532314B1 (en) 1991-09-10 1999-06-02 Sharp Kabushiki Kaisha A semiconductor device and a process for fabricating same
JP3127253B2 (ja) 1991-09-17 2001-01-22 日本電信電話株式会社 Ｓｏｉ型半導体装置およびその製造方法
KR0130040B1 (ko) * 1993-11-09 1998-10-01 김광호 반도체 집적회로의 전압 승압회로
JPH07176753A (ja) 1993-12-17 1995-07-14 Semiconductor Energy Lab Co Ltd 薄膜半導体装置およびその作製方法
US6433361B1 (en) 1994-04-29 2002-08-13 Semiconductor Energy Laboratory Co., Ltd. Semiconductor integrated circuit and method for forming the same
US6337232B1 (en) * 1995-06-07 2002-01-08 Semiconductor Energy Laboratory Co., Ltd. Method of fabrication of a crystalline silicon thin film semiconductor with a thin channel region
US6906383B1 (en) * 1994-07-14 2005-06-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and method of manufacture thereof
JP3497627B2 (ja) 1994-12-08 2004-02-16 株式会社東芝 半導体装置およびその製造方法
JP3315293B2 (ja) * 1995-01-05 2002-08-19 株式会社東芝 半導体記憶装置
JP3504025B2 (ja) 1995-06-06 2004-03-08 三菱電機株式会社 半導体装置およびその製造方法
KR0164079B1 (ko) 1995-06-30 1998-12-01 김주용 반도체 소자 및 그 제조방법
JP3108331B2 (ja) 1995-07-12 2000-11-13 三洋電機株式会社 薄膜トランジスタの製造方法
TW334581B (en) 1996-06-04 1998-06-21 Handotai Energy Kenkyusho Kk Semiconductor integrated circuit and fabrication method thereof
US6118148A (en) * 1996-11-04 2000-09-12 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
TW423162B (en) * 1997-02-27 2001-02-21 Toshiba Corp Power voltage supplying circuit and semiconductor memory including the same
JP3943245B2 (ja) * 1997-09-20 2007-07-11 株式会社半導体エネルギー研究所 半導体装置
JPH11261037A (ja) 1998-03-10 1999-09-24 Nippon Steel Corp 半導体装置及びその製造方法並びに記憶媒体
JPH11258636A (ja) 1998-03-16 1999-09-24 Toshiba Corp 薄膜トランジスタおよびその製造方法
JP3265569B2 (ja) * 1998-04-15 2002-03-11 日本電気株式会社 半導体装置及びその製造方法
JP3908415B2 (ja) * 1998-07-30 2007-04-25 株式会社東芝 ポンプ回路を有する半導体装置
EP1020920B1 (en) 1999-01-11 2010-06-02 Sel Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having a driver TFT and a pixel TFT on a common substrate
US6593592B1 (en) 1999-01-29 2003-07-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having thin film transistors
US6576924B1 (en) 1999-02-12 2003-06-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device having at least a pixel unit and a driver circuit unit over a same substrate
JP2000332245A (ja) 1999-05-25 2000-11-30 Sony Corp 半導体装置の製造方法及びｐ形半導体素子の製造方法
EP2500941A3 (en) * 1999-06-02 2017-05-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
US20020113268A1 (en) 2000-02-01 2002-08-22 Jun Koyama Nonvolatile memory, semiconductor device and method of manufacturing the same
JP4700160B2 (ja) 2000-03-13 2011-06-15 株式会社半導体エネルギー研究所 半導体装置
JP2001267576A (ja) 2000-03-15 2001-09-28 Hitachi Ltd 半導体集積回路装置
JP4823408B2 (ja) 2000-06-08 2011-11-24 ルネサスエレクトロニクス株式会社 不揮発性半導体記憶装置
JP4713752B2 (ja) 2000-12-28 2011-06-29 財団法人国際科学振興財団 半導体装置およびその製造方法
JP5068402B2 (ja) 2000-12-28 2012-11-07 公益財団法人国際科学振興財団 誘電体膜およびその形成方法、半導体装置、不揮発性半導体メモリ装置、および半導体装置の製造方法
JP2003124345A (ja) * 2001-10-11 2003-04-25 Oki Electric Ind Co Ltd 半導体装置及びその製造方法
JP2003188183A (ja) * 2001-12-20 2003-07-04 Fujitsu Display Technologies Corp 薄膜トランジスタ装置、その製造方法及び液晶表示装置
JP4104888B2 (ja) 2002-03-28 2008-06-18 シャープ株式会社 薄膜トランジスタ装置の製造方法
JP3918741B2 (ja) * 2002-03-28 2007-05-23 セイコーエプソン株式会社 電気光学装置の製造方法、及び半導体装置の製造方法
JP3634320B2 (ja) * 2002-03-29 2005-03-30 株式会社東芝 半導体装置及び半導体装置の製造方法
JP4406540B2 (ja) * 2003-03-28 2010-01-27 シャープ株式会社 薄膜トランジスタ基板およびその製造方法
US7385223B2 (en) * 2003-04-24 2008-06-10 Samsung Sdi Co., Ltd. Flat panel display with thin film transistor
CN101562197B (zh) * 2003-06-27 2011-08-10 日本电气株式会社 薄膜晶体管、薄膜晶体管基板及电子设备
JP3779286B2 (ja) 2003-06-27 2006-05-24 沖電気工業株式会社 Ｓｏｉ構造を用いたしきい値電圧可変相補型ｍｏｓｆｅｔ
KR20050052029A (ko) 2003-11-28 2005-06-02 삼성에스디아이 주식회사 박막트랜지스터
JP2005167068A (ja) 2003-12-04 2005-06-23 Seiko Epson Corp 半導体装置およびその製造方法
JP2005227529A (ja) * 2004-02-13 2005-08-25 Nec Corp アクティブマトリクス型半導体装置
US7652321B2 (en) 2004-03-08 2010-01-26 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method of the same
JP4896416B2 (ja) 2004-03-08 2012-03-14 株式会社半導体エネルギー研究所 半導体装置の作製方法
US7256642B2 (en) * 2004-03-19 2007-08-14 Semiconductor Energy Laboratory Co., Ltd. Booster circuit, semiconductor device, and electronic apparatus
JP4884784B2 (ja) 2005-01-28 2012-02-29 株式会社半導体エネルギー研究所 半導体装置の作製方法及び半導体装置
US7606066B2 (en) * 2005-09-07 2009-10-20 Innovative Silicon Isi Sa Memory cell and memory cell array having an electrically floating body transistor, and methods of operating same
US7750345B2 (en) * 2007-05-18 2010-07-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device

Also Published As

Publication number Publication date
US8581260B2 (en) 2013-11-12
CN101252134B (zh) 2014-05-28
JP2008235876A (ja) 2008-10-02
CN101252134A (zh) 2008-08-27
US20080203477A1 (en) 2008-08-28

Similar Documents

Publication Publication Date Title
JP5216360B2 (ja) 半導体装置
JP5947935B2 (ja) 半導体装置の作製方法
JP5142550B2 (ja) 半導体装置の作製方法
JP5285235B2 (ja) 半導体装置
CN101064320B (zh) 半导体器件及其制造方法
CN102332471B (zh) 半导体器件及其制造方法
US8513072B2 (en) Manufacturing method of semiconductor device with element isolation region formed within
KR101349879B1 (ko) 불휘발성 반도체 기억장치
JP5337373B2 (ja) 半導体装置の作製方法
US7696562B2 (en) Semiconductor device
JP5235333B2 (ja) 半導体装置の作製方法
JP5110888B2 (ja) 半導体装置の作製方法
JP5271504B2 (ja) 半導体装置の作製方法
US8895388B2 (en) Method of manufacturing a semiconductor device and a non-volatile semiconductor storage device including the formation of an insulating layer using a plasma treatment
JP5188095B2 (ja) 半導体装置
JP5094179B2 (ja) 不揮発性半導体記憶装置
JP2008047884A (ja) 半導体装置の作製方法及び不揮発性半導体記憶装置の作製方法
JP5132171B2 (ja) 不揮発性半導体記憶装置及びその作製方法並びに半導体装置及びその作製方法
JP5121217B2 (ja) 半導体装置の作製方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110216

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20110216

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130129

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130131

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130208

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130226

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130304

R150 Certificate of patent or registration of utility model

Ref document number: 5216360

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20160308

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20160308

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees