JP5207659B2 - 半導体装置 - Google Patents

半導体装置 Download PDF

Info

Publication number
JP5207659B2
JP5207659B2 JP2007134927A JP2007134927A JP5207659B2 JP 5207659 B2 JP5207659 B2 JP 5207659B2 JP 2007134927 A JP2007134927 A JP 2007134927A JP 2007134927 A JP2007134927 A JP 2007134927A JP 5207659 B2 JP5207659 B2 JP 5207659B2
Authority
JP
Japan
Prior art keywords
electrode
ball
electrode pad
printed wiring
wiring board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2007134927A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008294014A5 (enExample
JP2008294014A (ja
Inventor
晋 熊倉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority to JP2007134927A priority Critical patent/JP5207659B2/ja
Application filed by Canon Inc filed Critical Canon Inc
Priority to CN2008800131157A priority patent/CN101663925B/zh
Priority to US12/530,708 priority patent/US7906733B2/en
Priority to KR1020097026037A priority patent/KR101065877B1/ko
Priority to EP08764770A priority patent/EP2153706A4/en
Priority to PCT/JP2008/059754 priority patent/WO2008143359A1/en
Publication of JP2008294014A publication Critical patent/JP2008294014A/ja
Publication of JP2008294014A5 publication Critical patent/JP2008294014A5/ja
Application granted granted Critical
Publication of JP5207659B2 publication Critical patent/JP5207659B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/11—Printed elements for providing electric connections to or between printed circuits
    • H05K1/111—Pads for surface mounting, e.g. lay-out
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/14—Structural association of two or more printed circuits
    • H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistors
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistors electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H05K3/3431—Leadless components
    • H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/0201—Thermal arrangements, e.g. for cooling, heating or preventing overheating
    • H05K1/0203—Cooling of mounted components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/04—Assemblies of printed circuits
    • H05K2201/049—PCB for one component, e.g. for mounting onto mother PCB
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09372—Pads and lands
    • H05K2201/09381—Shape of non-curved single flat metallic pad, land or exposed part thereof; Shape of electrode of leadless component
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09372—Pads and lands
    • H05K2201/094—Array of pads or lands differing from one another, e.g. in size, pitch or thickness; Using different connections on the pads
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09209—Shape and layout details of conductors
    • H05K2201/09372—Pads and lands
    • H05K2201/09427—Special relation between the location or dimension of a pad or land and the location or dimension of a terminal
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10431—Details of mounted components
    • H05K2201/10507—Involving several components
    • H05K2201/10515—Stacked components
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
    • H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
    • H05K2201/10621—Components characterised by their electrical contacts
    • H05K2201/10734—Ball grid array [BGA]; Bump grid array
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07251—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/221—Structures or relative sizes
    • H10W72/227—Multiple bumps having different sizes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/251—Materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/29—Bond pads specially adapted therefor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/921—Structures or relative sizes of bond pads
    • H10W72/926—Multiple bond pads having different sizes
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/722—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between stacked chips
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/721—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors
    • H10W90/724—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bump connectors between a chip and a stacked insulating package substrate, interposer or RDL
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50—Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Wire Bonding (AREA)
  • Combinations Of Printed Boards (AREA)
  • Structure Of Printed Boards (AREA)
JP2007134927A 2007-05-22 2007-05-22 半導体装置 Expired - Fee Related JP5207659B2 (ja)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP2007134927A JP5207659B2 (ja) 2007-05-22 2007-05-22 半導体装置
US12/530,708 US7906733B2 (en) 2007-05-22 2008-05-21 Electronic circuit device
KR1020097026037A KR101065877B1 (ko) 2007-05-22 2008-05-21 전자 회로 장치
EP08764770A EP2153706A4 (en) 2007-05-22 2008-05-21 ELECTRONIC SWITCHING DEVICE
CN2008800131157A CN101663925B (zh) 2007-05-22 2008-05-21 电子电路装置
PCT/JP2008/059754 WO2008143359A1 (en) 2007-05-22 2008-05-21 Electronic circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007134927A JP5207659B2 (ja) 2007-05-22 2007-05-22 半導体装置

Publications (3)

Publication Number Publication Date
JP2008294014A JP2008294014A (ja) 2008-12-04
JP2008294014A5 JP2008294014A5 (enExample) 2010-07-08
JP5207659B2 true JP5207659B2 (ja) 2013-06-12

Family

ID=40032037

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007134927A Expired - Fee Related JP5207659B2 (ja) 2007-05-22 2007-05-22 半導体装置

Country Status (6)

Country Link
US (1) US7906733B2 (enExample)
EP (1) EP2153706A4 (enExample)
JP (1) JP5207659B2 (enExample)
KR (1) KR101065877B1 (enExample)
CN (1) CN101663925B (enExample)
WO (1) WO2008143359A1 (enExample)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5191927B2 (ja) * 2009-02-26 2013-05-08 アルプス電気株式会社 Ｍｅｍｓセンサ及びその製造方法
KR101671258B1 (ko) * 2009-05-20 2016-11-01 파나소닉 아이피 매니지먼트 가부시키가이샤 적층형 반도체 모듈
US8716868B2 (en) 2009-05-20 2014-05-06 Panasonic Corporation Semiconductor module for stacking and stacked semiconductor module
JP2011124382A (ja) * 2009-12-10 2011-06-23 Fujitsu Ltd プリント配線基板、プリント配線基板ユニット、および電子装置
JP5143211B2 (ja) 2009-12-28 2013-02-13 パナソニック株式会社 半導体モジュール
JP6091053B2 (ja) * 2011-09-14 2017-03-08 キヤノン株式会社 半導体装置、プリント回路板及び電子製品
US9001522B2 (en) * 2011-11-15 2015-04-07 Apple Inc. Printed circuits with staggered contact pads and compact component mounting arrangements
US8810020B2 (en) * 2012-06-22 2014-08-19 Freescale Semiconductor, Inc. Semiconductor device with redistributed contacts
WO2015151292A1 (ja) * 2014-04-04 2015-10-08 三菱電機株式会社 プリント配線板ユニット
JP6230520B2 (ja) * 2014-10-29 2017-11-15 キヤノン株式会社 プリント回路板及び電子機器
JP6772232B2 (ja) * 2018-10-03 2020-10-21 キヤノン株式会社 プリント回路板及び電子機器
WO2021083032A1 (zh) * 2019-10-28 2021-05-06 天芯互联科技有限公司 封装结构及其制作方法
CN110849918B (zh) * 2019-10-31 2021-11-09 北京时代民芯科技有限公司 一种倒装焊器件焊点缺陷无损检测方法和系统
JP7155214B2 (ja) * 2020-09-28 2022-10-18 キヤノン株式会社 プリント回路板及び電子機器
KR102992228B1 (ko) 2022-01-07 2026-07-16 삼성전자주식회사 패키지 베이스 기판, 및 패키지 베이스 기판을 포함하는 반도체 패키지
TW202437821A (zh) * 2023-03-08 2024-09-16 群創光電股份有限公司 電子裝置

Family Cites Families (49)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DK291184D0 (da) * 1984-06-13 1984-06-13 Boeegh Petersen Allan Fremgangsmaade og indretning til test af kredsloebsplader
US5086337A (en) * 1987-01-19 1992-02-04 Hitachi, Ltd. Connecting structure of electronic part and electronic device using the structure
US5012502A (en) * 1990-06-18 1991-04-30 Irt Corporation Method for determining degree of interconnection of solder joints using X-ray inspection
US5811982A (en) * 1995-11-27 1998-09-22 International Business Machines Corporation High density cantilevered probe for electronic devices
JP2710544B2 (ja) * 1993-09-30 1998-02-10 インターナショナル・ビジネス・マシーンズ・コーポレイション プローブ構造、プローブ構造の形成方法
CA2113752C (en) * 1994-01-19 1999-03-02 Stephen Michael Rooks Inspection system for cross-sectional imaging
US5400220A (en) * 1994-05-18 1995-03-21 Dell Usa, L.P. Mechanical printed circuit board and ball grid array interconnect apparatus
US5802699A (en) * 1994-06-07 1998-09-08 Tessera, Inc. Methods of assembling microelectronic assembly with socket for engaging bump leads
US5477933A (en) * 1994-10-24 1995-12-26 At&T Corp. Electronic device interconnection techniques
JPH08236586A (ja) * 1994-12-29 1996-09-13 Nitto Denko Corp 半導体装置及びその製造方法
JPH0951017A (ja) * 1995-08-04 1997-02-18 Fujitsu Ltd 半導体モジュール
KR0182073B1 (ko) * 1995-12-22 1999-03-20 황인길 반도체 칩 스케일 반도체 패키지 및 그 제조방법
JPH09214088A (ja) 1996-01-31 1997-08-15 Sumitomo Kinzoku Electro Device:Kk セラミック基板のプリント配線基板への実装構造
JPH09219583A (ja) 1996-02-09 1997-08-19 Hitachi Ltd はんだバンプの接続方法
US6880245B2 (en) * 1996-03-12 2005-04-19 International Business Machines Corporation Method for fabricating a structure for making contact with an IC device
EP0901695A4 (en) * 1996-05-24 2000-04-12 Tessera Inc CONNECTOR FOR MICROELECTRONIC ELEMENTS
US5953816A (en) * 1997-07-16 1999-09-21 General Dynamics Information Systems, Inc. Process of making interposers for land grip arrays
JPH1154884A (ja) * 1997-08-06 1999-02-26 Nec Corp 半導体装置の実装構造
JPH11233936A (ja) * 1998-02-18 1999-08-27 Hitachi Shonan Denshi Co Ltd はんだ接合検査方法、及びその方法を使用する表面実装配線板
US6451624B1 (en) * 1998-06-05 2002-09-17 Micron Technology, Inc. Stackable semiconductor package having conductive layer and insulating layers and method of fabrication
US6050832A (en) * 1998-08-07 2000-04-18 Fujitsu Limited Chip and board stress relief interposer
US6344752B1 (en) * 1998-08-12 2002-02-05 Tokyo Electron Limited Contactor and production method for contractor
DE19839760A1 (de) * 1998-09-01 2000-03-02 Bosch Gmbh Robert Verfahren zur Verbindung von elektronischen Bauelementen mit einem Trägersubstrat sowie Verfahren zur Überprüfung einer derartigen Verbindung
JP2001068836A (ja) * 1999-08-27 2001-03-16 Mitsubishi Electric Corp プリント配線基板及び半導体モジュール並びに半導体モジュールの製造方法
US6380060B1 (en) * 2000-03-08 2002-04-30 Tessera, Inc. Off-center solder ball attach and methods therefor
US6333563B1 (en) * 2000-06-06 2001-12-25 International Business Machines Corporation Electrical interconnection package and method thereof
US6507118B1 (en) * 2000-07-14 2003-01-14 3M Innovative Properties Company Multi-metal layer circuit
US6414248B1 (en) * 2000-10-04 2002-07-02 Honeywell International Inc. Compliant attachment interface
US6680212B2 (en) * 2000-12-22 2004-01-20 Lucent Technologies Inc Method of testing and constructing monolithic multi-chip modules
US6889429B2 (en) * 2001-03-26 2005-05-10 Semiconductor Components Industries, L.L.C. Method of making a lead-free integrated circuit package
JP4191908B2 (ja) 2001-04-18 2008-12-03 株式会社東芝 積層型半導体装置
US6509530B2 (en) * 2001-06-22 2003-01-21 Intel Corporation Via intersect pad for electronic components and methods of manufacture
US6657134B2 (en) * 2001-11-30 2003-12-02 Honeywell International Inc. Stacked ball grid array
JP3601714B2 (ja) 2002-01-11 2004-12-15 富士通株式会社 半導体装置及び配線基板
JP2003218505A (ja) 2002-01-17 2003-07-31 Matsushita Electric Ind Co Ltd プリント基板とプリント基板ユニット及びプリント基板ユニットの検査方法と製造方法並びにプリント基板ユニットを使用した通信機器
JP2005527823A (ja) * 2002-05-23 2005-09-15 カスケード マイクロテック インコーポレイテッド デバイスのテスト用プローブ
US6703851B1 (en) * 2002-08-05 2004-03-09 Exatron, Inc. Test socket interposer
JP3951966B2 (ja) * 2003-05-30 2007-08-01 セイコーエプソン株式会社 半導体装置
TWI257832B (en) * 2003-06-24 2006-07-01 Ngk Spark Plug Co Intermediate substrate, intermediate substrate with semiconductor element, substrate with intermediate substrate, and structure having semiconductor element, intermediate substrate and substrate
US7566960B1 (en) * 2003-10-31 2009-07-28 Xilinx, Inc. Interposing structure
US7176043B2 (en) * 2003-12-30 2007-02-13 Tessera, Inc. Microelectronic packages and methods therefor
EP1617714B1 (en) * 2004-07-16 2008-09-10 STMicroelectronics S.A. Electronic circuit assembly, device comprising such assembly and method for fabricating such device
US7105918B2 (en) * 2004-07-29 2006-09-12 Micron Technology, Inc. Interposer with flexible solder pad elements and methods of manufacturing the same
US7317249B2 (en) * 2004-12-23 2008-01-08 Tessera, Inc. Microelectronic package having stacked semiconductor devices and a process for its fabrication
US7462939B2 (en) * 2005-10-20 2008-12-09 Honeywell International Inc. Interposer for compliant interfacial coupling
TW200737506A (en) * 2006-03-07 2007-10-01 Sanyo Electric Co Semiconductor device and manufacturing method of the same
US7687391B2 (en) * 2006-09-27 2010-03-30 International Business Machines Corporation Electrically optimized and structurally protected via structure for high speed signals
US7719121B2 (en) * 2006-10-17 2010-05-18 Tessera, Inc. Microelectronic packages and methods therefor
US20080093749A1 (en) * 2006-10-20 2008-04-24 Texas Instruments Incorporated Partial Solder Mask Defined Pad Design

Also Published As

Publication number Publication date
EP2153706A4 (en) 2013-01-23
US20100084177A1 (en) 2010-04-08
JP2008294014A (ja) 2008-12-04
US7906733B2 (en) 2011-03-15
CN101663925A (zh) 2010-03-03
KR20100007998A (ko) 2010-01-22
CN101663925B (zh) 2011-11-16
KR101065877B1 (ko) 2011-09-19
EP2153706A1 (en) 2010-02-17
WO2008143359A1 (en) 2008-11-27

Similar Documents

Publication Publication Date Title
JP2008294014A (ja) 半導体装置
KR101136534B1 (ko) 프로브 카드 및 이의 제조 방법
JP5528273B2 (ja) 配線回路基板、配線回路基板集合体シートおよびその製造方法
CN109095434B (zh) 传感器结构件及其制造方法
CN108231715B (zh) 芯片封装结构
US9729124B2 (en) Piezoelectric vibration component having distinguishable opposing principal surfaces
US20070052085A1 (en) Semiconductor device
JP2008227429A (ja) 電子回路モジュールおよび多層配線板
JPWO2017212964A1 (ja) プリント基板の接続構造
US9972567B2 (en) Multilayer substrate, component mounted board, and method for producing component mounted board
JP5075979B2 (ja) 磁気センサパッケージ
JPS6151510A (ja) 多層プリント基板の層間ずれ検査方法
JPWO2004093191A1 (ja) 半導体装置
US20080186045A1 (en) Test mark structure, substrate sheet laminate, multilayered circuit substrate, method for inspecting lamination matching precision of multilayered circuit substrate, and method for designing substrate sheet laminate
JP2008164427A (ja) プローブユニット基板
KR102667735B1 (ko) 플렉서블 엘이디 디스플레이 모듈 및 이를 포함하는 엘이디 디스플레이 패널
JP2011198889A (ja) リードフレームおよび電子装置の製造方法
JP4151565B2 (ja) テープキャリア
CN115842034B (zh) 显示面板和其制造方法
TWI406616B (zh) Passive components and their methods
JP2022170017A (ja) 多層基板
US9870525B2 (en) Semiconductor laser element and method of obtaining information from the semiconductor laser element
JP2007266078A (ja) 半導体装置、チップ・オン・チップ構造の半導体装置及び半導体装置の製造方法
JP5671597B2 (ja) 配線回路基板集合体シートの製造方法
US20160205782A1 (en) Printed circuit board and method for fabricating the same

Legal Events

Date Code Title Description
RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20090527

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100524

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100524

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20120203

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20121023

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20121225

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20130122

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20130219

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20160301

Year of fee payment: 3

R151 Written notification of patent or utility model registration

Ref document number: 5207659

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20160301

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees