JP2008521157A5 - - Google Patents

Download PDF

Info

Publication number
JP2008521157A5
JP2008521157A5 JP2007543071A JP2007543071A JP2008521157A5 JP 2008521157 A5 JP2008521157 A5 JP 2008521157A5 JP 2007543071 A JP2007543071 A JP 2007543071A JP 2007543071 A JP2007543071 A JP 2007543071A JP 2008521157 A5 JP2008521157 A5 JP 2008521157A5
Authority
JP
Japan
Prior art keywords
power supply
voltage
supply node
word line
operation mode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2007543071A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008521157A (ja
JP4988588B2 (ja
Filing date
Publication date
Priority claimed from US10/991,910 external-priority patent/US7085175B2/en
Application filed filed Critical
Publication of JP2008521157A publication Critical patent/JP2008521157A/ja
Publication of JP2008521157A5 publication Critical patent/JP2008521157A5/ja
Application granted granted Critical
Publication of JP4988588B2 publication Critical patent/JP4988588B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

JP2007543071A 2004-11-18 2005-10-25 静的ランダムアクセスメモリ用のワード線ドライバ回路 Expired - Lifetime JP4988588B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/991,910 US7085175B2 (en) 2004-11-18 2004-11-18 Word line driver circuit for a static random access memory and method therefor
US10/991,910 2004-11-18
PCT/US2005/038468 WO2006055190A1 (en) 2004-11-18 2005-10-25 Word line driver circuit for a static random access memory and method therefor

Publications (3)

Publication Number Publication Date
JP2008521157A JP2008521157A (ja) 2008-06-19
JP2008521157A5 true JP2008521157A5 (enExample) 2008-12-11
JP4988588B2 JP4988588B2 (ja) 2012-08-01

Family

ID=36386078

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007543071A Expired - Lifetime JP4988588B2 (ja) 2004-11-18 2005-10-25 静的ランダムアクセスメモリ用のワード線ドライバ回路

Country Status (5)

Country Link
US (1) US7085175B2 (enExample)
JP (1) JP4988588B2 (enExample)
KR (1) KR101227291B1 (enExample)
CN (1) CN101040343B (enExample)
WO (1) WO2006055190A1 (enExample)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7226857B2 (en) 2004-07-30 2007-06-05 Micron Technology, Inc. Front-end processing of nickel plated bond pads
DE102004042362B3 (de) * 2004-09-01 2006-03-30 Infineon Technologies Ag Integrierter Halbleiterspeicher mit mindestens einer Wortleitung und Verfahren
US7355905B2 (en) 2005-07-01 2008-04-08 P.A. Semi, Inc. Integrated circuit with separate supply voltage for memory that is different from logic circuit supply voltage
JP5100035B2 (ja) * 2005-08-02 2012-12-19 ルネサスエレクトロニクス株式会社 半導体記憶装置
JP5158624B2 (ja) * 2006-08-10 2013-03-06 ルネサスエレクトロニクス株式会社 半導体記憶装置
JP2008047698A (ja) * 2006-08-16 2008-02-28 Renesas Technology Corp 半導体記憶装置
US7440313B2 (en) * 2006-11-17 2008-10-21 Freescale Semiconductor, Inc. Two-port SRAM having improved write operation
JP5057757B2 (ja) * 2006-11-30 2012-10-24 株式会社東芝 半導体集積回路
JP5068088B2 (ja) * 2007-02-26 2012-11-07 ルネサスエレクトロニクス株式会社 半導体記憶装置
JP5064089B2 (ja) * 2007-04-12 2012-10-31 パナソニック株式会社 半導体集積回路
JP5224040B2 (ja) * 2008-04-01 2013-07-03 ルネサスエレクトロニクス株式会社 半導体集積回路装置
JP5262454B2 (ja) * 2008-09-01 2013-08-14 富士通セミコンダクター株式会社 半導体メモリ
US7903483B2 (en) * 2008-11-21 2011-03-08 Freescale Semiconductor, Inc. Integrated circuit having memory with configurable read/write operations and method therefor
TWI404065B (zh) * 2009-02-13 2013-08-01 Univ Hsiuping Sci & Tech 寫入操作時提高字元線電壓位準之單埠靜態隨機存取記憶體
US7864617B2 (en) * 2009-02-19 2011-01-04 Freescale Semiconductor, Inc. Memory with reduced power supply voltage for a write operation
US8315117B2 (en) * 2009-03-31 2012-11-20 Freescale Semiconductor, Inc. Integrated circuit memory having assisted access and method therefor
US8379466B2 (en) 2009-03-31 2013-02-19 Freescale Semiconductor, Inc. Integrated circuit having an embedded memory and method for testing the memory
US8634263B2 (en) * 2009-04-30 2014-01-21 Freescale Semiconductor, Inc. Integrated circuit having memory repair information storage and method therefor
KR101068571B1 (ko) * 2009-07-03 2011-09-30 주식회사 하이닉스반도체 반도체 메모리 장치
US8514611B2 (en) * 2010-08-04 2013-08-20 Freescale Semiconductor, Inc. Memory with low voltage mode operation
US8228713B2 (en) 2010-09-28 2012-07-24 International Business Machines Corporation SRAM having wordline up-level voltage adjustable to assist bitcell stability and design structure for same
US8582351B2 (en) 2010-09-28 2013-11-12 International Business Machines Corporation Methods and systems for adjusting wordline up-level voltage to improve production yield relative to SRAM-cell stability
KR101799482B1 (ko) * 2010-12-29 2017-11-20 삼성전자주식회사 기입 어시스트 회로를 포함하는 정적 메모리 장치
JP5653856B2 (ja) * 2011-07-21 2015-01-14 ルネサスエレクトロニクス株式会社 半導体装置
US8811110B2 (en) * 2012-06-28 2014-08-19 Intel Corporation Configuration for power reduction in DRAM
US8804449B2 (en) 2012-09-06 2014-08-12 Micron Technology, Inc. Apparatus and methods to provide power management for memory devices
KR102083488B1 (ko) 2013-09-12 2020-03-02 삼성전자 주식회사 테스트 인터페이스 보드 및 이를 포함하는 테스트 시스템
CN103531229A (zh) * 2013-10-18 2014-01-22 上海工程技术大学 一种静态随机存储器
JP6424448B2 (ja) * 2014-03-28 2018-11-21 株式会社ソシオネクスト 半導体記憶装置
US9455023B1 (en) * 2015-10-14 2016-09-27 Oracle International Corporation Wordline under-driving using a virtual power network
IT201600121631A1 (it) 2016-11-30 2018-05-30 St Microelectronics Srl Dispositivo di memoria a cambiamento di fase con un circuito di pilotaggio di linea di parola a elevata velocita'
JP2020042878A (ja) * 2018-09-12 2020-03-19 株式会社東芝 半導体記憶装置
US11282569B2 (en) * 2020-01-28 2022-03-22 Micron Technology, Inc. Apparatus with latch balancing mechanism and methods for operating the same

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2893708B2 (ja) * 1989-04-06 1999-05-24 ソニー株式会社 半導体メモリ装置
JPH04339398A (ja) * 1991-01-08 1992-11-26 Mitsubishi Electric Corp 半導体メモリ装置のアドレス入力初段回路
JPH05303892A (ja) * 1992-04-02 1993-11-16 Nec Corp 半導体記憶回路
JPH0620477A (ja) * 1992-06-30 1994-01-28 Nec Corp 半導体スタティック型ランダムアクセスメモリ装置
TW243531B (enExample) * 1993-09-03 1995-03-21 Motorola Inc
JP2639328B2 (ja) * 1993-11-12 1997-08-13 日本電気株式会社 トリミング方法及び回路
JPH07280889A (ja) * 1994-04-12 1995-10-27 Oki Electric Ind Co Ltd 装置の電圧マージン試験方法
JPH09326194A (ja) * 1996-06-05 1997-12-16 Mitsubishi Electric Corp 降圧回路
KR100290283B1 (ko) * 1998-10-30 2001-05-15 윤종용 불휘발성 반도체 메모리 장치 및 그의 워드 라인 구동 방법
JP3380852B2 (ja) * 1999-04-13 2003-02-24 松下電器産業株式会社 半導体記憶装置
JP2001014859A (ja) * 1999-06-30 2001-01-19 Toshiba Corp 半導体装置
JP2002042476A (ja) * 2000-07-25 2002-02-08 Mitsubishi Electric Corp スタティック型半導体記憶装置
US6512705B1 (en) * 2001-11-21 2003-01-28 Micron Technology, Inc. Method and apparatus for standby power reduction in semiconductor devices
JP4162076B2 (ja) * 2002-05-30 2008-10-08 株式会社ルネサステクノロジ 半導体記憶装置
JP4370100B2 (ja) * 2003-01-10 2009-11-25 パナソニック株式会社 半導体記憶装置
US6827275B2 (en) * 2003-01-22 2004-12-07 Ufp Technologies, Inc. Method of tracking and marking tools
JP4258709B2 (ja) * 2003-05-16 2009-04-30 東洋紡績株式会社 ラミネート用ポリオレフィン系フィルム、それを用いた積層フィルムおよび包装袋
JP2005108307A (ja) * 2003-09-29 2005-04-21 Nec Electronics Corp 半導体記憶装置
JP2005303892A (ja) * 2004-04-15 2005-10-27 Sharp Corp 通信装置
JP2006020477A (ja) * 2004-07-05 2006-01-19 Asmo Co Ltd 回転電機、電動パワーステアリング用モータ、及び回転電機の製造方法

Similar Documents

Publication Publication Date Title
JP2008521157A5 (enExample)
WO2007005693A3 (en) Memory controller interface for micro-tiled memory access
KR102183479B1 (ko) 하이브리드 메모리 모듈들을 위한 메모리의 i/o들을 구성하기 위한 장치들 및 방법들
JP6072406B2 (ja) メモリ内のワード線電圧制御
TWI456572B (zh) 半導體記憶裝置
WO2007005891A3 (en) Micro-tile memory interfaces
JP2009543267A5 (enExample)
KR20150034613A (ko) 메모리 소자 및 이러한 메모리 소자의 동작 방법
WO2004112041A3 (en) Low power manager for standby operation
CN102262902A (zh) 字符线驱动器电路与内存组件
US8625361B2 (en) Circuit and method for controlling write timing of a non-volatile memory
US8130541B2 (en) Phase change memory apparatus and test circuit therefor
US9026808B2 (en) Memory with word level power gating
JPH11339492A5 (enExample)
JPH10112181A5 (enExample)
JP2014089790A5 (enExample)
US7995421B2 (en) Semiconductor memory device with a sense amplifier controller for maintaining the connection of a previously selected memory cell array
JP4025537B2 (ja) Ｓｒａｍデバイスのワードライン制御回路
TW200723306A (en) Semiconductor memory device and method of controlling sub word line driver thereof
WO2005096796A3 (en) Method and apparatus for a dual power supply to embedded non-volatile memory
JP2009545835A5 (enExample)
JP2011514615A5 (enExample)
JP2006196161A (ja) 省エネルギー性ワードラインイネーブル信号ラインの配置構造を有する半導体メモリ装置及び該ワードラインイネーブル信号ラインの配置方法
US7760556B2 (en) Data path circuit in a flash memory device
TW200721193A (en) Memory device input buffer, related memory device, controller and system