JPH11339492A5 - - Google Patents
Info
- Publication number
- JPH11339492A5 JPH11339492A5 JP1998147477A JP14747798A JPH11339492A5 JP H11339492 A5 JPH11339492 A5 JP H11339492A5 JP 1998147477 A JP1998147477 A JP 1998147477A JP 14747798 A JP14747798 A JP 14747798A JP H11339492 A5 JPH11339492 A5 JP H11339492A5
- Authority
- JP
- Japan
- Prior art keywords
- word line
- redundant
- response
- signal
- activation signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14747798A JP4255144B2 (ja) | 1998-05-28 | 1998-05-28 | 半導体記憶装置 |
| US09/195,212 US6058053A (en) | 1998-05-28 | 1998-11-18 | Semiconductor memory device capable of high speed operation and including redundant cells |
| KR1019990004049A KR100290696B1 (ko) | 1998-05-28 | 1999-02-05 | 고속 동작이 가능한 용장 셀을 포함하는 반도체 기억 장치 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14747798A JP4255144B2 (ja) | 1998-05-28 | 1998-05-28 | 半導体記憶装置 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2008264014A Division JP2009009700A (ja) | 2008-10-10 | 2008-10-10 | 半導体記憶装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH11339492A JPH11339492A (ja) | 1999-12-10 |
| JPH11339492A5 true JPH11339492A5 (enExample) | 2005-10-06 |
| JP4255144B2 JP4255144B2 (ja) | 2009-04-15 |
Family
ID=15431286
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14747798A Expired - Fee Related JP4255144B2 (ja) | 1998-05-28 | 1998-05-28 | 半導体記憶装置 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US6058053A (enExample) |
| JP (1) | JP4255144B2 (enExample) |
| KR (1) | KR100290696B1 (enExample) |
Families Citing this family (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4804503B2 (ja) * | 1998-06-09 | 2011-11-02 | ルネサスエレクトロニクス株式会社 | 半導体記憶装置 |
| JP2000149564A (ja) * | 1998-10-30 | 2000-05-30 | Mitsubishi Electric Corp | 半導体記憶装置 |
| JP4179687B2 (ja) | 1998-12-24 | 2008-11-12 | 株式会社ルネサステクノロジ | 半導体記憶装置 |
| KR100297193B1 (ko) * | 1999-04-27 | 2001-10-29 | 윤종용 | 리던던트 로우 대체 구조를 가지는 반도체 메모리 장치 및 그것의 로우 구동 방법 |
| DE69909969D1 (de) * | 1999-05-12 | 2003-09-04 | St Microelectronics Srl | Unflüchtiger Speicher mit Zeilenredundanz |
| KR100364791B1 (ko) * | 1999-09-15 | 2002-12-16 | 주식회사 하이닉스반도체 | 로우 리던던시 회로를 구비한 비휘발성 강유전체 메모리 장치 및 그의 페일 어드레스 구제방법 |
| JP3544929B2 (ja) * | 2000-09-27 | 2004-07-21 | Necマイクロシステム株式会社 | 半導体記憶装置およびそのリダンダンシ回路置換方法 |
| JP3680725B2 (ja) * | 2000-10-26 | 2005-08-10 | 松下電器産業株式会社 | 半導体記憶装置 |
| US6707752B2 (en) | 2001-06-22 | 2004-03-16 | Intel Corporation | Tag design for cache access with redundant-form address |
| US6621756B2 (en) * | 2001-11-26 | 2003-09-16 | Macronix International Co., Ltd. | Compact integrated circuit with memory array |
| KR20030047027A (ko) * | 2001-12-07 | 2003-06-18 | 주식회사 하이닉스반도체 | 메모리 장치 |
| KR100480607B1 (ko) * | 2002-08-02 | 2005-04-06 | 삼성전자주식회사 | 리던던시 워드라인에 의하여 결함 워드라인을 대체하는경우 대체효율을 향상시키는 반도체 메모리 장치 |
| KR100492799B1 (ko) | 2002-11-08 | 2005-06-07 | 주식회사 하이닉스반도체 | 강유전체 메모리 장치 |
| JP2004259338A (ja) * | 2003-02-25 | 2004-09-16 | Hitachi Ltd | 半導体集積回路装置 |
| JP2005339674A (ja) * | 2004-05-27 | 2005-12-08 | Hitachi Ltd | 半導体記憶装置 |
| US7499352B2 (en) * | 2006-05-19 | 2009-03-03 | Innovative Silicon Isi Sa | Integrated circuit having memory array including row redundancy, and method of programming, controlling and/or operating same |
| JP2009187641A (ja) * | 2008-02-08 | 2009-08-20 | Elpida Memory Inc | 半導体記憶装置及びその制御方法、並びに不良アドレスの救済可否判定方法 |
| JP2009009700A (ja) * | 2008-10-10 | 2009-01-15 | Renesas Technology Corp | 半導体記憶装置 |
| US9299409B2 (en) | 2013-09-11 | 2016-03-29 | Tadashi Miyakawa | Semiconductor storage device |
| US9208848B2 (en) | 2014-03-12 | 2015-12-08 | Kabushiki Kaisha Toshiba | Semiconductor storage device |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6433800A (en) * | 1987-07-29 | 1989-02-03 | Toshiba Corp | Semiconductor memory |
| JPH05242693A (ja) * | 1992-02-28 | 1993-09-21 | Mitsubishi Electric Corp | 半導体記憶装置 |
| JP2582987B2 (ja) * | 1992-05-18 | 1997-02-19 | 株式会社東芝 | 半導体メモリ装置 |
| JP3226425B2 (ja) * | 1994-09-09 | 2001-11-05 | 富士通株式会社 | 半導体記憶装置 |
-
1998
- 1998-05-28 JP JP14747798A patent/JP4255144B2/ja not_active Expired - Fee Related
- 1998-11-18 US US09/195,212 patent/US6058053A/en not_active Expired - Lifetime
-
1999
- 1999-02-05 KR KR1019990004049A patent/KR100290696B1/ko not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH11339492A5 (enExample) | ||
| US8004912B2 (en) | Block redundancy implementation in hierarchical rams | |
| EP0029322B1 (en) | Semiconductor memory device with redundancy | |
| US7154810B2 (en) | Synchronous controlled, self-timed local SRAM block | |
| US7532031B2 (en) | Hardware and software programmable fuses for memory repair | |
| JPH1040682A (ja) | 半導体記憶装置 | |
| KR100915815B1 (ko) | 복수의 로우 디코더를 공유하는 제어 블록을 갖는 반도체메모리 장치 | |
| US6760243B2 (en) | Distributed, highly configurable modular predecoding | |
| US7411847B2 (en) | Burn in system and method for improved memory reliability | |
| US7230872B2 (en) | Efficent column redundancy techniques | |
| KR100334143B1 (ko) | 반도체 메모리 장치와 불량 메모리 셀 구제 방법 | |
| JPS58137191A (ja) | 半導体メモリ | |
| US10891992B1 (en) | Bit-line repeater insertion architecture | |
| JP2767841B2 (ja) | 半導体メモリ装置 | |
| JPH10312699A (ja) | 半導体記憶装置 |