IT1251003B - Dispositivo di memoria a semiconduttore con ridondanza - Google Patents

Dispositivo di memoria a semiconduttore con ridondanza

Info

Publication number
IT1251003B
IT1251003B ITMI912229A ITMI912229A IT1251003B IT 1251003 B IT1251003 B IT 1251003B IT MI912229 A ITMI912229 A IT MI912229A IT MI912229 A ITMI912229 A IT MI912229A IT 1251003 B IT1251003 B IT 1251003B
Authority
IT
Italy
Prior art keywords
address
transfer path
memory device
delay
operating mode
Prior art date
Application number
ITMI912229A
Other languages
English (en)
Italian (it)
Inventor
Hyun Soon Jang
Kyu-Chan Lee
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of ITMI912229A0 publication Critical patent/ITMI912229A0/it
Publication of ITMI912229A1 publication Critical patent/ITMI912229A1/it
Application granted granted Critical
Publication of IT1251003B publication Critical patent/IT1251003B/it

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/84—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability
    • G11C29/842—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability by introducing a delay in a signal path

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
ITMI912229A 1991-05-24 1991-08-08 Dispositivo di memoria a semiconduttore con ridondanza IT1251003B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910008454A KR940002272B1 (ko) 1991-05-24 1991-05-24 리던던시 기능을 가지는 반도체 메모리 장치

Publications (3)

Publication Number Publication Date
ITMI912229A0 ITMI912229A0 (it) 1991-08-08
ITMI912229A1 ITMI912229A1 (it) 1993-02-08
IT1251003B true IT1251003B (it) 1995-04-28

Family

ID=19314872

Family Applications (1)

Application Number Title Priority Date Filing Date
ITMI912229A IT1251003B (it) 1991-05-24 1991-08-08 Dispositivo di memoria a semiconduttore con ridondanza

Country Status (7)

Country Link
JP (1) JPH04346000A (enExample)
KR (1) KR940002272B1 (enExample)
DE (1) DE4124572A1 (enExample)
FR (1) FR2676844A1 (enExample)
GB (1) GB2256070A (enExample)
IT (1) IT1251003B (enExample)
TW (1) TW217455B (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR960013858B1 (ko) * 1994-02-03 1996-10-10 현대전자산업 주식회사 데이타 출력버퍼 제어회로
KR0172844B1 (ko) * 1995-12-11 1999-03-30 문정환 반도체 메모리 소자의 리페어 회로
GB9609834D0 (en) * 1996-05-10 1996-07-17 Memory Corp Plc Semiconductor device
KR100400307B1 (ko) 2001-05-09 2003-10-01 주식회사 하이닉스반도체 로오 리페어회로를 가진 반도체 메모리 장치
KR100414738B1 (ko) * 2001-12-21 2004-01-13 주식회사 하이닉스반도체 퓨즈를 이용한 비트라인 센싱 제어 장치

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4546455A (en) * 1981-12-17 1985-10-08 Tokyo Shibaura Denki Kabushiki Kaisha Semiconductor device
JPS59117792A (ja) * 1982-12-24 1984-07-07 Hitachi Ltd 冗長回路を備えた半導体記憶装置
JPS59203299A (ja) * 1983-05-06 1984-11-17 Nec Corp 冗長ビット付メモリ
JPS62222500A (ja) * 1986-03-20 1987-09-30 Fujitsu Ltd 半導体記憶装置
JPS63244494A (ja) * 1987-03-31 1988-10-11 Toshiba Corp 半導体記憶装置
JP2776835B2 (ja) * 1988-07-08 1998-07-16 株式会社日立製作所 欠陥救済用の冗長回路を有する半導体メモリ

Also Published As

Publication number Publication date
GB9116165D0 (en) 1991-09-11
KR940002272B1 (ko) 1994-03-19
ITMI912229A0 (it) 1991-08-08
DE4124572A1 (de) 1992-11-26
ITMI912229A1 (it) 1993-02-08
FR2676844A1 (fr) 1992-11-27
TW217455B (enExample) 1993-12-11
DE4124572C2 (enExample) 1993-07-01
GB2256070A (en) 1992-11-25
JPH04346000A (ja) 1992-12-01
KR920022148A (ko) 1992-12-19

Similar Documents

Publication Publication Date Title
US6657919B2 (en) Delayed locked loop implementation in a synchronous dynamic random access memory
KR920020492A (ko) 시리얼 엑세스 메모리의 배속(倍速) 콘트롤 방식
KR940010274A (ko) 반도체 집적 회로
GB2185369A (en) Retiming circuit for pulse signals, particularly for microprocessor peripherals
US5652733A (en) Command encoded delayed clock generator
GB2286911B (en) Data output buffer control circuit
TW357348B (en) Voltage generating circuit
IT1251003B (it) Dispositivo di memoria a semiconduttore con ridondanza
MY106968A (en) Delayed cache write enable circuit for a dual bus microcomputer system with an 80386 and 82385.
TW358941B (en) Data signal distribution circuit for synchronous memory device
KR910019050A (ko) 반도체 기억장치
KR890007430A (ko) 반도체 장치의 출력회로
KR970060222A (ko) 동기형 반도체 메모리 장치
KR930005033A (ko) 불휘발성 메모리회로
IT1258816B (it) Disposizione di una schiera di celle ridondanti per un dispositivo di memoria a semiconduttore
JPS57105016A (en) Clock source switching system
EP0373703A3 (en) Pulse generator circuit arrangement
TW357351B (en) Semiconductor memory data input buffer
KR950015033A (ko) 리셋 회로(Reset Circuit)
TW375709B (en) Sync detect circuit
KR950008457B1 (ko) 트랜지스터를 이용한 sram 백-업 회로
SU1173448A1 (ru) Оперативное запоминающее устройство на микросхемах пам ти
KR960008135B1 (ko) 어드레스 입력 버퍼 회로
JPS56143591A (en) Semiconductor memory device
KR100444309B1 (ko) 동기식 램의 내부클럭버퍼 스트로빙신호 발생회로

Legal Events

Date Code Title Description
0001 Granted