EP0843898B1 - Short channel fermi-threshold field effect transistors - Google Patents

Short channel fermi-threshold field effect transistors Download PDF

Info

Publication number
EP0843898B1
EP0843898B1 EP96924638A EP96924638A EP0843898B1 EP 0843898 B1 EP0843898 B1 EP 0843898B1 EP 96924638 A EP96924638 A EP 96924638A EP 96924638 A EP96924638 A EP 96924638A EP 0843898 B1 EP0843898 B1 EP 0843898B1
Authority
EP
European Patent Office
Prior art keywords
region
source
drain
tub
fermi
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
EP96924638A
Other languages
German (de)
English (en)
French (fr)
Other versions
EP0843898A1 (en
Inventor
Michael William Dennen
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Thunderbird Technologies Inc
Original Assignee
Thunderbird Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thunderbird Technologies Inc filed Critical Thunderbird Technologies Inc
Publication of EP0843898A1 publication Critical patent/EP0843898A1/en
Application granted granted Critical
Publication of EP0843898B1 publication Critical patent/EP0843898B1/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/08—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/0843—Source or drain regions of field-effect devices
    • H01L29/0847—Source or drain regions of field-effect devices of field-effect transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26—Bombardment with radiation
    • H01L21/263—Bombardment with radiation with high-energy radiation
    • H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
    • H01L21/26586—Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/107—Substrate region of field-effect devices
    • H01L29/1075—Substrate region of field-effect devices of field-effect transistors
    • H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/107—Substrate region of field-effect devices
    • H01L29/1075—Substrate region of field-effect devices of field-effect transistors
    • H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
    • H01L29/1083—Substrate region of field-effect devices of field-effect transistors with insulated gate with an inactive supplementary region, e.g. for preventing punch-through, improving capacity effect or leakage current
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/107—Substrate region of field-effect devices
    • H01L29/1075—Substrate region of field-effect devices of field-effect transistors
    • H01L29/1079—Substrate region of field-effect devices of field-effect transistors with insulated gate
    • H01L29/1087—Substrate region of field-effect devices of field-effect transistors with insulated gate characterised by the contact structure of the substrate region, e.g. for controlling or preventing bipolar effect
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
    • H01L29/6659—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate with both lightly doped source and drain extensions and source and drain self-aligned to the sides of the gate, e.g. lightly doped drain [LDD] MOSFET, double diffused drain [DDD] MOSFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7838—Field effect transistors with field effect produced by an insulated gate without inversion channel, e.g. buried channel lateral MISFETs, normally-on lateral MISFETs, depletion-mode lateral MISFETs

Definitions

  • This invention relates to field effect transistor devices and more particularly to integrated circuit field effect transistors.
  • FET Field effect transistors
  • VLSI very large scale integration
  • ULSI ultra large scale integration
  • Much research and development activity has focused on improving the speed and integration density of FETs, and on lowering the power consumption thereof.
  • a high speed, high performance field effect transistor is described in U.S. Patents 4,984,043 and 4,990,974, both by Albert W. Vinal, both entitled Fermi Threshold Field Effect Transistor and both assigned to the assignee of the present invention.
  • MOSFET metal oxide semiconductor field effect transistor
  • Fermi potential is defined as that potential for which an energy state in a semiconductor material has a probability of one-half of being occupied by an electron.
  • the threshold voltage when the threshold voltage is set to twice the Fermi potential, the dependence of the threshold voltage on oxide thickness, channel length, drain voltage and substrate doping is substantially eliminated. Moreover, when the threshold voltage is set to twice the Fermi potential, the vertical electric field at the substrate face between the oxide and channel is minimized, and is in fact substantially zero. Carrier mobility in the channel is thereby maximized, leading to a high speed device with greatly reduced hot electron effects. Device performance is substantially independent of device dimensions.
  • the low capacitance Fermi-FET is preferably implemented using a Fermi-tub region having a predetermined depth and a conductivity type opposite the substrate and the same conductivity type as the drain and source.
  • the Fermi-tub extends downward from the substrate surface by a predetermined depth, and the drain and source diffusions are formed in the Fermi-tub within the tub boundaries.
  • the Fermi-tub forms a unijunction transistor, in which the source, drain, channel and Fermi-tub are all doped the same conductivity type, but at different doping concentrations.
  • a low capacitance Fermi-FET is thereby provided.
  • the low capacitance Fermi-FET including the Fermi-tub will be referred to herein as a "low capacitance Fermi-FET" or a "Tub-FET”.
  • a Fermi-FET which includes an injector region of the same conductivity type as the Fermi-tub region and the source region, adjacent the source region and facing the drain region.
  • the injector region is preferably doped at a doping level which is intermediate to the relatively low doping concentration of the Fermi-tub and the relatively high doping concentration of the source.
  • the injector region controls the depth of the carriers injected into the channel and enhances injection of carriers in the channel, at a predetermined depth below the gate.
  • Transistors according to U.S. Patent 5,374,836 will be referred to herein as a "high current Fermi-FET".
  • the source injector region is a source injector tub region which surrounds the source region.
  • a drain injector tub region may also be provided.
  • a gate sidewall spacer which extends from adjacent the source injector region to adjacent the gate electrode of the Fermi-FET may also be provided in order to lower the pinch-off voltage and increase saturation current for the Fermi-FET.
  • a bottom leakage control region of the same conductivity type as the substrate may also be provided.
  • lowering of the operating voltage causes the lateral electric field to drop linearly.
  • the lateral electric field is so low that the carriers in the channel are prevented from reaching saturation velocity. This results in a precipitous drop in the available drain current.
  • the drop in drain current effectively limits the decrease in operating voltage for obtaining usable circuit speeds for a given channel length.
  • a contoured-tub Fermi-threshold field effect transistor includes a semiconductor substrate of first conductivity type and spaced-apart source and drain regions of second conductivity type in the semiconductor substrate at a face thereof.
  • a channel region of the second conductivity type is also formed in the semiconductor substrate at the substrate face between the spaced-apart source and drain regions.
  • a tub region of the second conductivity type is also included in the semiconductor substrate at the substrate face. The tub region extends a first predetermined depth from the substrate face to below at least one of the spaced-apart source and drain regions, and extends a second predetermined depth from the substrate face to below the channel region. The second predetermined depth is less than the first predetermined depth.
  • a gate insulating layer and source, drain and gate contacts are also included.
  • a substrate contact may also be included.
  • the second predetermined depth i.e. the depth of the contoured-tub adjacent the channel
  • the second predetermined depth is selected to satisfy the Fermi-FET criteria as defined in the aforementioned U.S. Patents 5,194,923 and 5,369,295.
  • the second predetermined depth is selected to produce zero static electric field perpendicular to the substrate face at the bottom of the channel with the gate electrode at ground potential.
  • the second predetermined depth may also be selected to produce a threshold voltage for the field effect transistor which is twice the Fermi potential of the semiconductor substrate.
  • the first predetermined depth i.e. the depth of the contoured-tub region adjacent the source and/or drain is preferably selected to deplete the tub region under the source and/or drain regions upon application of zero bias to the source and/or drain contact.
  • the low capacitance Fermi-FET of Patents 5,194,923 and 5,369,295, the high current Fermi-FET of Patent 5,374,836 and the contoured tub Fermi-FET of application Serial No. 08/351,643 may be used to provide a short channel FET with high performance capabilities at low voltages.
  • processing limitations may limit the dimensions and conductivities which are attainable in fabricating an FET. Accordingly, for decreased linewidths, processing conditions may require reoptimization of the Fermi-FET transistor to accommodate these processing limitations.
  • Patent abstracts of Japan, Volume 13, No. 525 and JP-A-1 214 169 describe a semiconductor device that weakens the electric field intensity of the substrate in the depth direction, by establishing impurity distribution between the substrate surface and the channel region in a P-type channel MOS transistor having an N-type polycrystalline silicon as a gate electrode.
  • Fermi-FET Fermi-threshold field effect transistor
  • a Fermi-FET which includes spaced-apart source and drain regions which extend beyond the Fermi-tub in the depth direction and which may be also extend beyond the Fermi-tub in the lateral direction. Since the source and drain regions extend beyond the tub, a junction with the substrate is formed which can lead to a charge-sharing condition. In order to compensate for this condition, the substrate doping should be increased. The very small separation between the source and drain regions leads to a desirability to reduce the tub depth. This causes a change in the static electrical field perpendicular to the substrate at the oxide:substrate interface when the gate electrode is at threshold potential. In typical long channel Fermi-FET transistors, this field is essentially zero. In short channel devices the field is significantly lower than a MOSFET transistor, but somewhat higher than a long channel Fermi-FET.
  • a short channel Fermi-threshold field effect transistor includes a semiconductor substrate of first conductivity type and a tub region of second conductivity type in the substrate at a surface thereof which extends a first depth from the substrate surface.
  • the short channel Fermi-FET also includes spaced-apart source and drain regions of the second conductivity type in the tub region. The spaced-apart source and drain regions extend from the substrate surface to beyond the first depth, and may also extend laterally away from one another to beyond the tub region.
  • a channel region of the second conductivity type is included in the tub region, between the spaced-apart source and drain regions and extending a second depth from the substrate surface such that the second depth is less than the first depth. At least one of the first and second depths are selected to minimize the static electric field perpendicular to the substrate surface, from the substrate surface to the second depth when the gate electrode is at threshold potential.
  • a static electric field of 10 4 V/cm may be produced in a short channel Fermi-FET compared to a static electric field of more than 10 5 V/cm in a conventional MOSFET.
  • Patents 5,194,923 and 5,369,295 may produce a static electric field of less than (and often considerably less than) 10 3 V/cm which is essentially zero when compared to a conventional MOSFET.
  • the first and second depths may also be selected to produce a threshold voltage for the field effect transistor which is twice the Fermi-potential of the semiconductor substrate, and may also be selected to allow carriers of the second conductivity type to flow from the source region to the drain region in the channel region at the second depth upon application of the threshold voltage to the gate electrode, and extending from the second depth toward the substrate surface upon application of voltage to the gate electrode beyond the threshold voltage of the field effect transistor, without creating an inversion layer in the channel.
  • the transistor further includes a gate insulating layer and source, drain and gate contacts. A substrate contact may also be included.
  • the short channel Fermi-FET may also be viewed as a Tub-FET wherein the tub region extends between the spaced-apart source and drain regions and wherein the tub region extends a first depth from the substrate surface.
  • the source and drain regions extend into the substrate beyond the first depth.
  • the maximum tub depth is given by: where V g-s is the work function difference between the gate and source electrodes, L eff is the effective channel length, L D is the Debye length, V d is the drain voltage, V jff is the barrier potential for the Fermi-FET, ⁇ s is the permittivity of the substrate, ⁇ i is the permittivity of the gate insulating layer and T ox is the thickness of the gate insulating layer.
  • V g-s kT/q Ln(N + N poly / n 2 i )
  • N + is the source doping concentration N poly
  • n i is the intrinsic carrier concentration of the substrate at temperature T degrees Kelvin
  • q 1.6x10 -19 coulomb
  • K 1.38x10 -23 Joules/°Kelvin.
  • the barrier potential for the Fermi-FET V jff is given by kT/q Ln(N + /n i ).
  • Short channel effects may also be reduced by providing source and drain extension regions in the substrate at the substrate face, adjacent the source and drain regions respectively, and extending into the channel region.
  • the source and drain regions are doped the second conductivity type at about the same doping concentration as the source and drain themselves.
  • the source and drain extension regions reduce the drain voltage sensitivity due to charge sharing effects.
  • the source and drain extension regions may also be used in a contoured-tub Fermi-FET to reduce short channel effects. Accordingly, a Fermi-FET which is particularly suitable for small linewidths is provided.
  • MOSFET devices require an inversion layer to be created at the surface of the semiconductor in order to support carrier conduction.
  • the depth of the inversion layer is typically 100 ⁇ or less.
  • gate capacitance is essentially the permittivity of the gate insulator layer divided by its thickness. In other words, the channel charge is so close to the surface that effects of the dielectric properties of the substrate are insignificant in determining gate capacitance.
  • Gate capacitance can be lowered if conduction carriers are confined within a channel region below the gate, where the average depth of the channel charge requires inclusion of the permittivity of the substrate to calculate gate capacitance.
  • Y f is the depth of the conduction channel called the Fermi channel
  • ⁇ s is the permittivity of the substrate
  • ⁇ is the factor that determines the average depth of the charge flowing within the Fermi channel below the surface. ⁇ depends on the depth dependant profile of carriers injected from the source into the channel.
  • T ox is the thickness of the gate oxide layer and ⁇ i is its permittivity.
  • the low capacitance Fermi-FET includes a Fermi-tub region of predetermined depth, having conductivity type opposite the substrate conductivity type and the same conductivity type as the drain and source regions.
  • the Fermi-tub extends downward from the substrate surface by a predetermined depth, and the drain and source diffusions are formed in the Fermi-tub region within the Fermi-tub boundaries.
  • the preferred Fermi-tub depth is the sum of the Fermi channel depth Y f and depletion depth Y 0 .
  • a Fermi channel region with predetermined depth Y f and width Z, extends between the source and drain diffusions.
  • the conductivity of the Fermi channel is controlled by the voltage applied to the gate electrode.
  • the gate capacitance is primarily determined by the depth of the Fermi channel and the carrier distribution in the Fermi channel, and is relatively independent of the thickness of the gate oxide layer.
  • the diffusion capacitance is inversely dependant on the difference between [the sum of the depth of the Fermi-tub and the depletion depth Y 0 in the substrate] and the depth of the diffusions X d .
  • the diffusion depth is preferably less than the depth of the Fermi-tub, Y T .
  • the dopant concentration for the Fermi-tub region is preferably chosen to allow the depth of the Fermi channel to be greater than three times the depth of an inversion layer within a MOSFET.
  • the low capacitance Fermi-FET includes a semiconductor substrate of first conductivity type having a first surface, a Fermi-tub region of second conductivity type in the substrate at the first surface, spaced apart source and drain regions of the second conductivity type in the Fermi-tub region at the first surface, and a channel of the second conductivity type in the Fermi-tub region at the first surface between the spaced apart source and drain regions.
  • the channel extends a first predetermined depth (Y f ) from the first surface and the tub extends a second predetermined depth (Y 0 ) from the channel.
  • a gate insulating layer is provided on the substrate at the first surface between the spaced apart source and drain regions. Source, drain and gate electrodes are provided for electrically contacting the source and drain regions and the gate insulating layer respectively.
  • At least the first and second predetermined depths are selected to produce zero static electric field perpendicular to the first surface at the first depth, upon application of the threshold voltage of the field effect transistor to the gate electrode.
  • the first and second predetermined depths are also selected to allow carriers of the second conductivity type to flow from the source to the drain in the channel, extending from the first predetermined depth toward the first surface upon application of the voltage to the gate electrode beyond the threshold voltage of the field effect transistor. The carriers flow from the source to the drain region beneath the first surface without creating an inversion layer in the Fermi-tub region.
  • the first and second predetermined depths are also selected to produce a voltage at the substrate surface, adjacent the gate insulating layer, which is equal and opposite to the sum of the voltages between the substrate contact and the substrate and between the polysilicon gate electrode and the gate electrode.
  • the field effect transistor includes a substrate contact for electrically contacting the substrate, and the channel extends a first predetermined depth Y f from the surface of the substrate and the Fermi-tub region extends a second predetermined depth Y 0 from the channel, and the Fermi-tub region is doped at a doping density which is a factor ⁇ times N s , and the gate electrode includes a polysilicon layer of the first conductivity type and which is doped at a doping density N p , the first predetermined depth (Y f ) is equal to: where q is 1.6x10 -19 coulombs and K is 1.38x10 -23 Joules/°Kelvin.
  • FIG. 1 an N-channel high current Fermi-FET according to U.S. Patent 5,374,836 is illustrated. It will be understood by those having skill in the art that a P-channel Fermi-FET may be obtained by reversing the conductivities of the N and P regions.
  • high current Fermi-FET 20 is fabricated in a semiconductor substrate 21 having first conductivity type, here P-type, and including a substrate surface 21a.
  • a Fermi-tub region 22 of second conductivity type, here N-type is formed in the substrate 21 at the surface 21a .
  • Spaced apart source and drain regions 23 and 24 , respectively, of the second conductivity type, here N-type are formed in the Fermi-tub region 22 at the surface 21a . It will be understood by those having skill in the art that the source and drain regions may also be formed in a trench in the surface 21a .
  • a gate insulating layer 26 is formed on the substrate 21 at the surface 21a between the spaced apart source and drain regions 23 and 24 , respectively.
  • the gate insulating layer is typically silicon dioxide. However, silicon nitride and other insulators may be used.
  • a gate electrode is formed on gate insulating layer 26 , opposite the substrate 21 .
  • the gate electrode preferably includes a polycrystalline silicon (polysilicon) gate electrode layer 28 of first conductivity type, here P-type.
  • a conductor gate electrode layer typically a metal gate electrode layer 29 , is formed on polysilicon gate electrode 28 opposite gate insulating layer 26 .
  • Source electrode 31 and drain electrode 32 are also formed on source region 23 and drain region 24 , respectively.
  • a substrate contact 33 of first conductivity type, here P-type, is also formed in substrate 21, either inside Fermi-tub 22 as shown or outside tub 22 .
  • substrate contact 33 is doped first conductivity type, here P-type, and may include a relatively heavily doped region 33a and a relatively lightly doped region 33b .
  • a substrate electrode 34 establishes electrical contact to the substrate.
  • the structure heretofore described with respect to Figure 1 corresponds to the low capacitance Fermi-FET structure of U.S. Patents 5,194,923 and 5,369,295.
  • a channel 36 is created between the source and drain regions 23 and 24.
  • the depth of the channel from the surface 21a, designated at Y f in Figure 1, and the depth from the bottom of the channel to the bottom of the Fermi-tub 22, designated as Y 0 in Figure 1, along with the doping levels of the substrate 21, tub region 22, and polysilicon gate electrode 28 are selected to provide a high performance, low capacitance field effect transistor using the relationships of Equations (2) and (3) above.
  • a source injector region 37a of second conductivity type, here N-type, is provided adjacent the source region 23 and facing the drain region.
  • the source injector region provides a high current, Fermi-FET by controlling the depth at which carriers are injected into channel 36 .
  • the source injector region 37a may only extend between the source region 23 and the drain region 24.
  • the source injector region preferably surrounds source region 23 to form a source injector tub region 37 , as illustrated in Figure 1.
  • Source region 23 may be fully surrounded by the source injector tub region 37 , on the side and bottom surface.
  • source region 23 may be surrounded by the source injector tub region 37 on the side, but may protrude through the source injector tub region 37 at the bottom.
  • source injector region 37a may extend into substrate 21 , to the junction between Fermi-tub 22 and substrate 21 .
  • a drain injector region 38a preferably a drain injector tub region 38 surrounding drain region 24, is also preferably provided.
  • Source injector region 37a and drain injector region 38a or source injector tub region 37 and drain injector tub region 38 are preferably doped the second conductivity type, here N-type, at a doping level which is intermediate the relatively low doping level of Fermi-tub 22 and the relatively high doping level of source 23 and drain 24 . Accordingly, as illustrated in Figure 1, Fermi-tub 22 is designated as being N, source and drain injector tub regions 37, 38 are designated as N + and source and drain regions 23, 24 are designated as N ++ . A unijunction transistor is thereby formed.
  • the high current Fermi-FET provides drive currents that are about four times that of state of the art FETs. Gate capacitance is about half that of a conventional FET device.
  • the doping concentration of the source injector tub region 37 controls the depth of carriers injected into the channel region 36 , typically to about 1000 ⁇ .
  • the source injector tub region 37 doping concentration is typically 2E18, and preferably has a depth at least as great as the desired maximum depth of injected majority carriers. Alternatively, it may extend as deep as the Fermi-tub region 22 to minimize subthreshold leakage current, as will be described below. It will be shown that the carrier concentration injected into the channel 36 cannot exceed the doping concentration of the source injector region 37a facing the drain.
  • the width of the portion of source injector region 37a facing the drain is typically in the range of 0.05-0.15 ⁇ m.
  • the doping concentration of the source and drain regions 23 and 24 respectively, is typically 1E19 or greater.
  • the high current Fermi-FET 20 also includes a gate sidewall spacer 41 on the substrate surface 21a, which extends from adjacent the source injector region 37a to adjacent the polysilicon gate electrode 28.
  • Gate sidewall spacer 41 also preferably extends from adjacent the drain injector region 38a to adjacent the polysilicon gate electrode 28 .
  • gate sidewall spacer 41 extends from the polysilicon gate electrode sidewall 28a and overlies the source and drain injector regions 37a and 38a respectively.
  • the gate sidewall spacer 41 surrounds the polysilicon gate electrode 28 .
  • the gate insulating layer 26 extends onto the source injector region 37a and the drain injector region 38a at the substrate face 21a and the gate sidewall spacer 41 also extends onto the source injector region 37 and drain injector region 38 .
  • the gate sidewall spacer 41 lowers the pinch-off voltage of the Fermi-FET 20 and increases its saturation current in a manner in which will be described in detail below.
  • the gate sidewall spacer is an insulator having a permittivity which is greater than the permittivity of the gate insulating layer 26 .
  • the gate sidewall spacer is preferably silicon nitride. If the gate insulating layer 26 is silicon nitride, the gate sidewall spacer is preferably an insulator which has permittivity greater than silicon nitride.
  • the gate sidewall spacer 41 may also extend onto source and drain regions 23 and 24 respectively, and the source and drain electrodes 31 and 32 respectively may be formed in the extension of the gate sidewall spacer region.
  • Conventional field oxide or other insulator 42 regions separate the source, drain and substrate contacts.
  • outer surface 41a of gate sidewall spacer 41 is illustrated as being curved in cross section, other shapes may be used, such as a linear outer surface to produce a triangular cross section or orthogonal outer surfaces to produce a rectangular cross section.
  • the low leakage current Fermi-FET 50 of Figure 2A includes a bottom leakage current control region 51 of first conductivity type, here P conductivity type, and doped at a high concentration relative to the substrate 21. Accordingly, it is designated as P + in Figure 2A.
  • the low leakage current Fermi-FET 60 of Figure 2B includes extended source and drain injector regions 37a, 38a, which preferably extend to the depth of the Fermi-tub 22 .
  • bottom leakage current control region 51 extends across the substrate 21 from between an extension of the facing ends of the source and drain regions 23 and 24, and extends into the substrate from above the depth of the Fermi-tub 22 to below the depth of the Fermi-tub. Preferably, it is located below, and in alignment with the Fermi-channel 36. For consistency with the equations previously described, the depth from the Fermi-channel 36 to the top of the bottom current leakage current control region 51 has been labeled Y 0 . The remainder of the Fermi-FET transistor of Figure 2A is identical with that described in Figure 1, except that a shorter channel is illustrated.
  • injector regions 37a and 38a and/or injector tubs 37 and 38 may be omitted, as may the gate sidewall spacer region 41 , to provide a low leakage current low capacitance, short channel Fermi-FET without the high current properties of the device of Figure 2A.
  • the bottom leakage current control region 51 minimizes drain induced injection in short channel Fermi field effect transistors, i.e. those field effect transistors having a channel length of approximately 0.5 ⁇ m or less, while maintaining low diffusion depletion capacitance. For example, at 5 volts, leakage current of 3E-13A or less may be maintained.
  • the bottom leakage current control region may be designed using Equations 2 and 3 where Y 0 is the depth from the channel to the top of the bottom leakage control region as shown in Figures 2A and 2B.
  • Factor ⁇ is the ratio between the P + doping of the bottom leakage current control region 51 and the N doping of the Fermi-tub 22.
  • ⁇ is set to about 0.15 within the bottom leakage control region, i.e. below the gate 28.
  • ⁇ is set to about 1.0 to minimize diffusion depletion capacitance. In other words, the doping concentrations of substrate 21 and Fermi-tub 22 are about equal in the regions below the source and drain.
  • the doping concentration in the bottom leakage control region 51 is approximately 5E17 and is deep enough to support partial depletion at the tub-junction region given 5 volt drain or source diffusion potential.
  • an alternate design for bottom leakage control extends the depth of source injector region 37a and drain injector region 38a, preferably to the depth of the Fermi-tub (Y f + Y 0 ).
  • the depth of the entire source injector tub 37 and drain injector tub 38 may be extended, preferably to the depth of the Fermi-tub.
  • the separation distance between the bottom of the injector tubs 37 and 38 and the bottom of the Fermi-tub 22 is preferably less than half the channel length and preferably approaches zero. Under these conditions, injector tubs 37 and 38 have doping concentration of about 1.5E18/cm 3 .
  • the depth of substrate contact region 33b also preferably is extended to approach the Fermi-tub depth.
  • the remainder of the Fermi-FET transistor 60 of Figure 2B is identical with that described in Figure 1, except that a shorter channel is illustrated.
  • contoured-tub Fermi-FET 20' is similar to high current Fermi-FET 20 of Figure 1, except that a contoured-tub 22' is present rather than the tub 22 of Figure 1 which has a uniform tub depth. Injector tubs and injector regions are not shown, although they may be present.
  • contoured-tub 22' has a first predetermined depth Y 1 from the substrate face 21a to below at least one of the spaced-apart source and drain regions 23 , 24 respectively.
  • the contoured-tub 22' has a second predetermined depth Y 2 from the substrate face 21a to below the channel region 36.
  • Y 2 is different from, and preferably less than, Y 1 so as to create a contoured-tub 22'.
  • tub 22' is pushed downward, away from source and drain regions 23 and 24, relative to the position dictated by the tub-FET criteria under the channel, to reduce the source/drain diffusion capacitance and thereby allow the contoured-tub Fermi-FET to operate at low voltages.
  • tub 22' may only be contoured under source region 23 or drain region 24 to produce an asymmetric device.
  • symmetric devices in which the tub is contoured under source 23 and drain 24 are preferably formed.
  • the second predetermined depth Y 2 is selected based on the low capacitance Fermi-FET (Tub-FET) criteria of U.S. Patents 5,194,923 and 5,369,295. These criteria, which determine the depths Y f and Y 0 , and which together form the second predetermined depth Y 2 , are described above.
  • the first predetermined depth (Y 1 ) is selected to be greater than the second predetermined depth Y 2 .
  • the first predetermined depth is also selected to deplete the tub region 22' between the first predetermined depth Y 1 and the source and/or drain regions when zero voltage is applied to the source contact 31 and drain contact 32 respectively.
  • the entire region labelled Y n is preferably totally depleted under zero source bias or drain bias respectively.
  • Y 1 is determined by: where N sub is the doping concentration of the substrate 21 and N tub is the doping concentration of the contoured-tub 22'.
  • the Fermi-FET designs of Figures 1-3 describe preferred designs for Fermi-FET transistor architecture for all channel lengths to produce high current, low leakage devices. These devices are preferably used at all linewidths. However, it will be understood by those having skill in the art that as devices are scaled to linewidths of substantially less than one micron, processing limitations, and the resultant electrical effects, may require a change in the device architecture in order to optimize the device, while still adhering to the basic Fermi-FET criteria. For example, as illustrated in Figures 1-3, the source and drain regions 23 and 24 respectively are in Fermi-tub 22 or 22' , and the Fermi-tub completely surrounds the source and drain regions.
  • the source and drain depths may be limited by, among other things, the thermal budget of the manufacturing process after the source and drain regions are formed, the diffusivity of the dopant species utilized and/or the amount of diffusion-enhancing crystalline defects present or formed when diffusions are created or activated.
  • the Fermi-tub depth will eventually approach the source and drain depths. It is also possible for the Fermi-tub depth to be shallower than the source and drain regions for extremely short channel lengths or deep diffusion depths. In order to allow for these processing conditions, while still satisfying the Fermi-FET criteria for high performance, the short channel Fermi-FET of the present invention is provided.
  • the architecture of Figures 1-3 should preferably be used. In particular, in order to produce the highest performance device at small linewidths, attempts should be made to create a surrounding tub using low thermal budgets, slow moving dopants and/or other processing techniques, so that the source and drain regions are completely within the tub whenever possible.
  • Fermi-tub 22" extends a first depth (Y f +Y 0 ) from the substrate surface 21a.
  • the spaced-apart source and drain regions 23 and 24 respectively are located in the tub region, as shown by regions 23a and 24a. However, the source and drain regions 23 and 24 respectively also extend from the substrate surface 21a to beyond the tub depth. Source and drain regions 23 and 24 also extend laterally in a direction along substrate surface 21a, to beyond the tub region.
  • the channel depth Y f and the tub depth from the channel Y 0 are selected to minimize the static electric field perpendicular to the substrate surface in the channel 36 from the substrate surface to the depth Y f when the gate electrode is at threshold potential. As already described, these depths are also preferably selected to produce a threshold voltage for the field effect transistor which is twice the Fermi potential of the semiconductor substrate 21 . These depths are also selected to allow carriers of the second conductivity type to flow from the source region to the drain region in the channel region, extending from the depth Y f toward the substrate surface 21a upon application of voltage to the gate electrode beyond the threshold voltage of the field effect transistor. Carriers flow within the channel region from the source region to the drain region underneath the substrate surface without creating an inversion layer in the channel. Accordingly, while not optimum, the device of Figure 4 can still produce saturation currents far higher than traditional MOSFET transistors, with significant reductions in off-state gate capacitance. Drain capacitance becomes similar to standard MOSFET devices.
  • the source and drain regions extend beyond the tub region in the depth direction orthogonal to substrate face 21a , and also in the lateral direction parallel to substrate face 21a .
  • the tub 22" preferably extends laterally beyond the source and drain regions, so that the source and drain regions only project through the tub in the depth direction.
  • Fermi-FET transistors include a depleted region below the junction between tub 22 and substrate 21 .
  • the source and drain regions utilize some of this available charge due to the junction between the source/drain and substrate 21 , which has a finite width parallel to the junction between the tub 22" and substrate 21 . Some of the available charge is lost due to the built-in junction potential as in Equation 5, and additional charge is lost due to the potential applied to the-drain region by V d .
  • W source 2 ⁇ s N + ⁇ b + V dd q N sub ( N sub + N + )
  • the shared charge is a function of the ratio of the depth of the source/drain regions X j , to the tub depth Y f +Y 0 .
  • Transistor 20''' is similar to transistor 20" of Figure 4 except that source and drain extension regions 23b and 24b respectively are provided in the substrate 21 at the substrate face 21a adjacent the source region and drain regions 23' and 24' respectively, extending into channel 36.
  • source and drain extension regions 23b and 24b respectively are heavily doped (N ++ ), at approximately the same doping concentration as source and drain regions 23' and 24'. It will be understood that the extensions 23b and 24b are not lightly doped as are lightly doped drain structures of conventional MOSFET devices. Rather, they are doped at the same doping concentration as the source and drain region, and are preferably as highly doped as practical in order to reduce leakage and improve saturation current.
  • the source and drain extension regions 23b and 24b reduce drain voltage sensitivity due to the charge sharing described above.
  • the device of Figure 6 will generally not display as low a capacitance as the fully enclosed source and drain regions of Figures 1 and 2.
  • a heavy, slow moving dopant such as arsenic or indium is preferably used for the source and drain extension regions rather than a lighter, faster moving element which is typically used for the source and drain regions themselves.
  • the source and drain extension regions may be formed by using a wide spacer 41a to define the lateral dimensions of the extension regions and to move the deep source/drain diffusions outward at least to the depth defined by W drain in Equation 7B.
  • DIBL Drain induced barrier lowering
  • DIBL Drain Field Threshold Lowering
  • DII Drain Induced Injection
  • Figures 8A and 8B illustrate the behavior of the source/drain:tub (N + :N or P + :P) junction. Due to the high dopant gradient at the junction edge, carriers diffuse across the junction from the highly doped side to the lightly doped side.
  • Figure 8A shows the idealized doping profile and the resultant carrier profile after mobile charge moves from the highly doped to the lightly doped regions.
  • Figure 8B shows the resulting depleted region on the highly doped side and free carriers at the edge of the lightly doped region create a retarding field to prevent further carrier migration. A source carrier must then overcome this potential barrier in order to reach the channel and become a conduction charge.
  • the energy barrier at a high doped:low doped junction can be expressed as a potential V j : In a Fermi-FET however, the channel region is fully depleted when the device is turned off due to the effect of the tub:substrate junction. The channel side of the N + :N junction thus appears to be doped at the intrinsic level. Carriers that cross the junction to set-up the barrier potential will first occupy the sites on the ionized donor atoms (lowest energy state available) producing a distribution as seen in Figure 9. The barrier potential for the Fermi-FET (V jff ) is significantly higher than the doping levels involved would otherwise produce. Thus, Equation 9 can be modified to:
  • Equation 17 can be recast to express the total field at the weakest point of the source to tub boundary, at maximum depth Y T .
  • This total field is the sum of the three component fields: As long as the sum of ⁇ jff and ⁇ g-s are larger than ⁇ DII the bottom leakage will not be inordinately affected by the drain bias. If the total field is negative however, the zero gate bias current will be increased due to the drain field. This condition leads to leakage becoming a strong function of process induced variations, which is generally more difficult to control. Therefore this condition of zero total field can be utilized to define a maximum advisable Fermi-tub depth for various transistor attributes. Since it is desirable to make the Fermi-Tub as deep as possible, Equation 17 generally defines the optimum Fermi-Tub depth for a short channel transistor.
  • Figure 10 illustrates the total field at the edge of the source near the tub:substrate junction.
  • Minimum L eff values can be extracted where each field strength crosses zero.
  • minimum L eff is 0.28 ⁇ , 0.4 ⁇ , 0.52 ⁇ , and 0.64 ⁇ respectively.
  • Figure 11 illustrates the total field under the same conditions as Figure 10, except that V d has been raised to 5.0V.
  • minimum L eff is 0.46 ⁇ , 0.65 ⁇ , 0.84 ⁇ , and 1.0 ⁇ respectively.
  • Figure 12 illustrates the total field under the same conditions as Figure 10, except that V d has been lowered to 2.2V.
  • minimum L eff is 0.16 ⁇ , 0.24 ⁇ , 0.32 ⁇ , and 0.39 ⁇ respectively.
  • Figure 13 illustrates the tub depth being held fixed at 1500 ⁇ , where V d is moved in 0.5V steps from 1.5V to 5.0V.
  • Figure 14 illustrates the tub depth being held fixed at 1500 ⁇ and V d at 3.3V.
  • Gate oxide thickness T ox is varied from 50 ⁇ to 250 ⁇ .
  • FIG. 15 illustrates the maximum Fermi-tub depth without drain field causing leakage instability. Accordingly, at the expense of additional process complexity, a Fermi-FET device can be created for short channel transistors without increasing diffusion capacitance. This device can be created by combing the source/drain extension regions of Figure 6 with the contour-tub of application Serial No. 08/037,636. This device thus includes a second deeper tub structure under the source and drain regions of the Fermi-FET transistor.
  • the contour-tub Fermi-FET includes source and drain extension regions 23b and 24b.
  • the advantages of the contour-tub are thereby provided along with the advantages of the source and drain extension regions for short channel devices.
  • the deeper tub creates a lowered capacitance for the source and drain regions even though they extend deeper than the tub depth between the source and drain regions.
  • the deep section of the contoured-tub may be formed by an additional implantation step during the source and drain implant process, at an energy such that the tub-substrate junction is moved significantly away from the source/drain edges.
  • These implants may also be referred to as "shadow implants”.
  • the additional implants may be performed after spacer etch, and prior to the source/drain implants.
  • a uniform depth tub 22 of first conductivity type is formed in semiconductor substrate 21 of second conductivity type.
  • Tub 22 extends from face 21a of substrate 21 to a predetermined depth Y T from the substrate face 21a.
  • Tub 22 is typically formed by implanting ions of the first conductivity type into the substrate at face 21a using field oxide 61 as a mask.
  • gate insulating layer 26 and gate electrode layer 28 are formed using conventional techniques.
  • first ions 62 of the first conductivity type are implanted to the substrate face 21a at a shallow depth corresponding to the depth of the source/drain extension regions 23b, 24b .
  • heavy ions with low mobility such as arsenic and indium are used.
  • second ions 63 of the first conductivity type are implanted into the substrate face 21a to a depth Y 1 which is greater than the depth Y T .
  • Gate 28 masks implantation of the first ions 62 into the substrate under the gate. Accordingly, the tub 22 and the first ions 62 form a contoured-tub 22' having nonuniform tub depth.
  • first ions 62 are implanted at a low dose but relatively higher energy than the implant which formed tub 22 .
  • sidewall spacers 419 are formed using conventional techniques. Second ions 64 of the first conductivity type are then implanted into the substrate face 21a . Gate 28 and sidewall spacers 419 mask implantation of the second ions into the substrate under the gate. Source and drain regions 23 are thereby formed at a depth X j from substrate face 21a. This implantation of second ions 63 is typically performed at a low dosage and a lower energy than the implant which formed tub 22. Conventional processing is then used to complete the transistor and form contacts to the transistor.
  • the minimum transistor length is a known quantity as well as the gate insulator thickness and material and the maximum operating voltage V d . It is further assumed that the anticipated depth of the diffused regions which will become the source and drain electrodes is known.
  • the Fermi-tub depth and substrate doping is provided for long channel devices in U.S. Patent No. 5,367,186 entitled Bounded Tub Fermi-FET and the earlier Tub-FET patents.
  • the Fermi-tub depth should be modified per Equations 17 and 18 or Figures 10-12 and 15 of the present application.
  • the transistor should be constructed according to all earlier Tub-FET patents. If the transistor constraints lead to a shallow tub with respect to the diffusions, decisions should be made as to the desirability of utilizing drain extensions (as shown in Figure 6 of the present application) contour tub structures, or both (as shown in Figure 16 of the present application).
  • the substrate concentration should be altered according to Equation 8 of the present application.

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • High Energy & Nuclear Physics (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Health & Medical Sciences (AREA)
  • Toxicology (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
EP96924638A 1995-07-21 1996-07-19 Short channel fermi-threshold field effect transistors Expired - Lifetime EP0843898B1 (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US08/505,085 US5814869A (en) 1992-01-28 1995-07-21 Short channel fermi-threshold field effect transistors
PCT/US1996/011968 WO1997004489A1 (en) 1995-07-21 1996-07-19 Short channel fermi-threshold field effect transistors
US505085 2000-02-16

Publications (2)

Publication Number Publication Date
EP0843898A1 EP0843898A1 (en) 1998-05-27
EP0843898B1 true EP0843898B1 (en) 2003-06-25

Family

ID=24008940

Family Applications (1)

Application Number Title Priority Date Filing Date
EP96924638A Expired - Lifetime EP0843898B1 (en) 1995-07-21 1996-07-19 Short channel fermi-threshold field effect transistors

Country Status (9)

Country Link
US (1) US5814869A (ja)
EP (1) EP0843898B1 (ja)
JP (1) JP4338784B2 (ja)
KR (1) KR100417847B1 (ja)
AU (1) AU6503996A (ja)
CA (1) CA2227011C (ja)
DE (1) DE69628840T2 (ja)
HK (1) HK1010604A1 (ja)
WO (1) WO1997004489A1 (ja)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1117000A (ja) * 1997-06-27 1999-01-22 Mitsubishi Electric Corp 半導体装置およびその製造方法
TW432636B (en) * 1997-09-26 2001-05-01 Thunderbird Tech Inc Metal gate fermi-threshold field effect transistor
US6323520B1 (en) * 1998-07-31 2001-11-27 Vlsi Technology, Inc. Method for forming channel-region doping profile for semiconductor device
US6373094B2 (en) * 1998-09-11 2002-04-16 Texas Instruments Incorporated EEPROM cell using conventional process steps
US20020036328A1 (en) * 1998-11-16 2002-03-28 William R. Richards, Jr. Offset drain fermi-threshold field effect transistors
US6365475B1 (en) * 2000-03-27 2002-04-02 United Microelectronics Corp. Method of forming a MOS transistor
JP3881840B2 (ja) * 2000-11-14 2007-02-14 独立行政法人産業技術総合研究所 半導体装置
US6555872B1 (en) 2000-11-22 2003-04-29 Thunderbird Technologies, Inc. Trench gate fermi-threshold field effect transistors
US6432777B1 (en) 2001-06-06 2002-08-13 International Business Machines Corporation Method for increasing the effective well doping in a MOSFET as the gate length decreases
US20040079997A1 (en) * 2002-10-24 2004-04-29 Noriyuki Miura Semiconductor device and metal-oxide-semiconductor field-effect transistor
WO2004051728A1 (en) * 2002-11-29 2004-06-17 Advanced Micro Devices, Inc. Drain/source extension structure of a field effect transistor including doped high-k sidewall spacers
US6867104B2 (en) * 2002-12-28 2005-03-15 Intel Corporation Method to form a structure to decrease area capacitance within a buried insulator device
EP1820211B1 (en) * 2004-12-07 2012-08-01 Thunderbird Technologies, Inc. Gate engineered fermi-fets with strained silicon channel and manufacturing method
US20060220112A1 (en) * 2005-04-01 2006-10-05 International Business Machines Corporation Semiconductor device forming method and structure for retarding dopant-enhanced diffusion
TW200739876A (en) * 2005-10-06 2007-10-16 Nxp Bv Electrostatic discharge protection device
US7790527B2 (en) * 2006-02-03 2010-09-07 International Business Machines Corporation High-voltage silicon-on-insulator transistors and methods of manufacturing the same
WO2008128164A1 (en) * 2007-04-12 2008-10-23 The Penn State Research Foundation Accumulation field effect microelectronic device and process for the formation thereof
US9209246B2 (en) 2007-04-12 2015-12-08 The Penn State University Accumulation field effect microelectronic device and process for the formation thereof
US20090134476A1 (en) * 2007-11-13 2009-05-28 Thunderbird Technologies, Inc. Low temperature coefficient field effect transistors and design and fabrication methods
US20100123206A1 (en) * 2008-11-18 2010-05-20 Thunderbird Technologies, Inc. Methods of fabricating field effect transistors including titanium nitride gates over partially nitrided oxide and devices so fabricated
US10553494B2 (en) * 2016-11-29 2020-02-04 Taiwan Semiconductor Manufacturing Company, Ltd. Breakdown resistant semiconductor apparatus and method of making same

Family Cites Families (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1261723A (en) * 1968-03-11 1972-01-26 Associated Semiconductor Mft Improvements in and relating to semiconductor devices
US3789504A (en) * 1971-10-12 1974-02-05 Gte Laboratories Inc Method of manufacturing an n-channel mos field-effect transistor
US3872491A (en) * 1973-03-08 1975-03-18 Sprague Electric Co Asymmetrical dual-gate FET
US4042945A (en) * 1974-02-28 1977-08-16 Westinghouse Electric Corporation N-channel MOS transistor
DE2801085A1 (de) * 1977-01-11 1978-07-13 Zaidan Hojin Handotai Kenkyu Statischer induktionstransistor
US4108686A (en) * 1977-07-22 1978-08-22 Rca Corp. Method of making an insulated gate field effect transistor by implanted double counterdoping
JPS5587483A (en) * 1978-12-25 1980-07-02 Fujitsu Ltd Mis type semiconductor device
JPS5587481A (en) * 1978-12-25 1980-07-02 Fujitsu Ltd Mis type semiconductor device
US4274105A (en) * 1978-12-29 1981-06-16 International Business Machines Corporation MOSFET Substrate sensitivity control
JPS5691473A (en) * 1979-12-25 1981-07-24 Fujitsu Ltd Semiconductor
JPS5710268A (en) * 1980-11-25 1982-01-19 Nec Corp Semiconductor device
JPS5816565A (ja) * 1981-07-22 1983-01-31 Hitachi Ltd 絶縁ゲ−ト形電界効果トランジスタ
JPS5833870A (ja) * 1981-08-24 1983-02-28 Hitachi Ltd 半導体装置
DE3138747A1 (de) * 1981-09-29 1983-04-14 Siemens AG, 1000 Berlin und 8000 München Selbstsperrender feldeffekt-transistor des verarmungstyps
USRE32800E (en) * 1981-12-30 1988-12-13 Sgs-Thomson Microelectronics, Inc. Method of making mosfet by multiple implantations followed by a diffusion step
US4491807A (en) * 1982-05-20 1985-01-01 Rca Corporation FET Negative resistance circuits
JPS5929460A (ja) * 1982-08-11 1984-02-16 Seiko Epson Corp 薄膜トランジスタ
US4697198A (en) * 1984-08-22 1987-09-29 Hitachi, Ltd. MOSFET which reduces the short-channel effect
JPS6153775A (ja) * 1984-08-24 1986-03-17 Oki Electric Ind Co Ltd 半導体集積回路装置
JPS61160975A (ja) * 1985-01-08 1986-07-21 Matsushita Electric Ind Co Ltd Ｍｏｓ型電界効果トランジスタ
JPS61185973A (ja) * 1985-02-13 1986-08-19 Nec Corp 半導体装置
JPS61292358A (ja) * 1985-06-19 1986-12-23 Fujitsu Ltd Ｍｉｓ型電界効果トランジスタの製造方法
US4701775A (en) * 1985-10-21 1987-10-20 Motorola, Inc. Buried n- channel implant for NMOS transistors
JPS62128175A (ja) * 1985-11-29 1987-06-10 Hitachi Ltd 半導体装置
JPS62219966A (ja) * 1986-03-22 1987-09-28 Toshiba Corp 半導体装置
JPS62248255A (ja) * 1986-04-21 1987-10-29 Nissan Motor Co Ltd 薄膜トランジスタ
US4771012A (en) * 1986-06-13 1988-09-13 Matsushita Electric Industrial Co., Ltd. Method of making symmetrically controlled implanted regions using rotational angle of the substrate
JPS6353975A (ja) * 1986-08-22 1988-03-08 Nec Corp Ｍｉｓトランジスタ及びその製造方法
US5192990A (en) * 1986-09-18 1993-03-09 Eastman Kodak Company Output circuit for image sensor
DE3737144A1 (de) * 1986-11-10 1988-05-11 Hewlett Packard Co Metalloxid-halbleiter-feldeffekttransistor (mosfet) und verfahren zu seiner herstellung
EP0274278B1 (en) * 1987-01-05 1994-05-25 Seiko Instruments Inc. MOS field effect transistor and method of manufacturing the same
US4928156A (en) * 1987-07-13 1990-05-22 Motorola, Inc. N-channel MOS transistors having source/drain regions with germanium
US4907048A (en) * 1987-11-23 1990-03-06 Xerox Corporation Double implanted LDD transistor self-aligned with gate
JPH01214169A (ja) * 1988-02-23 1989-08-28 Nec Corp 半導体装置
US4906588A (en) * 1988-06-23 1990-03-06 Dallas Semiconductor Corporation Enclosed buried channel transistor
US4899202A (en) * 1988-07-08 1990-02-06 Texas Instruments Incorporated High performance silicon-on-insulator transistor with body node to source node connection
US4990974A (en) * 1989-03-02 1991-02-05 Thunderbird Technologies, Inc. Fermi threshold field effect transistor
JP2578662B2 (ja) * 1989-05-19 1997-02-05 三洋電機株式会社 半導体装置の製造方法
JPH0714065B2 (ja) * 1990-03-19 1995-02-15 株式会社東芝 Ｍｏｓ型半導体装置及びその製造方法
US5369295A (en) * 1992-01-28 1994-11-29 Thunderbird Technologies, Inc. Fermi threshold field effect transistor with reduced gate and diffusion capacitance
US5543654A (en) * 1992-01-28 1996-08-06 Thunderbird Technologies, Inc. Contoured-tub fermi-threshold field effect transistor and method of forming same
US5194923A (en) * 1992-01-28 1993-03-16 Thunderbird Technologies, Inc. Fermi threshold field effect transistor with reduced gate and diffusion capacitance
EP0686308B1 (en) * 1993-02-23 2002-01-16 Thunderbird Technologies, Inc. High saturation current, low leakage current fermi threshold field effect transistor
JP2513402B2 (ja) * 1993-05-01 1996-07-03 日本電気株式会社 半導体装置の構造及び製造方法
US5463237A (en) * 1993-11-04 1995-10-31 Victor Company Of Japan, Ltd. MOSFET device having depletion layer

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Physics of Semiconductor Devices, S.M. Sze, John Wiley and Sons, 1981, p. 464 *

Also Published As

Publication number Publication date
JPH11510312A (ja) 1999-09-07
KR100417847B1 (ko) 2004-04-29
DE69628840D1 (de) 2003-07-31
EP0843898A1 (en) 1998-05-27
JP4338784B2 (ja) 2009-10-07
WO1997004489A1 (en) 1997-02-06
CA2227011A1 (en) 1997-02-06
DE69628840T2 (de) 2004-05-06
AU6503996A (en) 1997-02-18
CA2227011C (en) 2007-10-16
HK1010604A1 (en) 1999-06-25
US5814869A (en) 1998-09-29

Similar Documents

Publication Publication Date Title
US5786620A (en) Fermi-threshold field effect transistors including source/drain pocket implants and methods of fabricating same
EP0843898B1 (en) Short channel fermi-threshold field effect transistors
US5885876A (en) Methods of fabricating short channel fermi-threshold field effect transistors including drain field termination region
US6555872B1 (en) Trench gate fermi-threshold field effect transistors
KR100752799B1 (ko) 횡형 박막 ｓｏｉ 디바이스 및 그 제조 방법
EP0796507B1 (en) Contoured-tub fermi-threshold field effect transistor and method of forming same
KR100662683B1 (ko) 오프셋 드레인 페르미-문턱 전계 효과 트랜지스터
US5536959A (en) Self-aligned charge screen (SACS) field effect transistors and methods
KR19990023638A (ko) 게이트 전극이 중간갭 반도체 값에 근접한 일함수를 갖는 상보채널 접합 절연 게이트 전계 효과 트랜지스터를 갖는 반도체 구조물의 설계 및 제조 방법
WO1996018211A9 (en) Contoured-tub fermi-threshold field effect transistor and method of forming same
JPH08330590A (ja) 絶縁ゲート電界効果トランジスタ構造およびその製造方法
CA2241684C (en) Short channel fermi-threshold field effect transistors including drain field termination region and methods of fabricating same
US6323520B1 (en) Method for forming channel-region doping profile for semiconductor device
US7279734B2 (en) MOS transistor
KR100242939B1 (ko) 고포화전류 및 저누설전류의 페르미 드레시홀드 전계효과 트랜지스터

Legal Events

Date Code Title Description
PUAI Public reference made under article 153(3) epc to a published international application that has entered the european phase

Free format text: ORIGINAL CODE: 0009012

17P Request for examination filed

Effective date: 19980205

AK Designated contracting states

Kind code of ref document: A1

Designated state(s): DE FR GB IE IT NL

17Q First examination report despatched

Effective date: 19981027

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAG Despatch of communication of intention to grant

Free format text: ORIGINAL CODE: EPIDOS AGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAH Despatch of communication of intention to grant a patent

Free format text: ORIGINAL CODE: EPIDOS IGRA

GRAA (expected) grant

Free format text: ORIGINAL CODE: 0009210

AK Designated contracting states

Designated state(s): DE FR GB IE IT NL

REG Reference to a national code

Ref country code: GB

Ref legal event code: FG4D

REG Reference to a national code

Ref country code: IE

Ref legal event code: FG4D

REF Corresponds to:

Ref document number: 69628840

Country of ref document: DE

Date of ref document: 20030731

Kind code of ref document: P

ET Fr: translation filed
PLBE No opposition filed within time limit

Free format text: ORIGINAL CODE: 0009261

STAA Information on the status of an ep patent application or granted ep patent

Free format text: STATUS: NO OPPOSITION FILED WITHIN TIME LIMIT

26N No opposition filed

Effective date: 20040326

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20060331

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20060331

REG Reference to a national code

Ref country code: FR

Ref legal event code: D3

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IE

Payment date: 20090728

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: NL

Payment date: 20090724

Year of fee payment: 14

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: IT

Payment date: 20090729

Year of fee payment: 14

REG Reference to a national code

Ref country code: NL

Ref legal event code: V1

Effective date: 20110201

REG Reference to a national code

Ref country code: IE

Ref legal event code: MM4A

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: NL

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20110201

Ref country code: IT

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20100719

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: IE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20100719

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: DE

Payment date: 20140729

Year of fee payment: 19

PGFP Annual fee paid to national office [announced via postgrant information from national office to epo]

Ref country code: GB

Payment date: 20140729

Year of fee payment: 19

Ref country code: FR

Payment date: 20140717

Year of fee payment: 19

REG Reference to a national code

Ref country code: DE

Ref legal event code: R119

Ref document number: 69628840

Country of ref document: DE

GBPC Gb: european patent ceased through non-payment of renewal fee

Effective date: 20150719

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: GB

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150719

Ref country code: DE

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20160202

REG Reference to a national code

Ref country code: FR

Ref legal event code: ST

Effective date: 20160331

PG25 Lapsed in a contracting state [announced via postgrant information from national office to epo]

Ref country code: FR

Free format text: LAPSE BECAUSE OF NON-PAYMENT OF DUE FEES

Effective date: 20150731