DE60125910D1 - Halbleiterspeicher und Auswahlverfahren für mehrere Wortleitungen - Google Patents

Halbleiterspeicher und Auswahlverfahren für mehrere Wortleitungen

Info

Publication number
DE60125910D1
DE60125910D1 DE60125910T DE60125910T DE60125910D1 DE 60125910 D1 DE60125910 D1 DE 60125910D1 DE 60125910 T DE60125910 T DE 60125910T DE 60125910 T DE60125910 T DE 60125910T DE 60125910 D1 DE60125910 D1 DE 60125910D1
Authority
DE
Germany
Prior art keywords
semiconductor memory
word lines
selection method
multiple word
selection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60125910T
Other languages
English (en)
Other versions
DE60125910T2 (de
Inventor
Yuji Nakagawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Semiconductor Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of DE60125910D1 publication Critical patent/DE60125910D1/de
Application granted granted Critical
Publication of DE60125910T2 publication Critical patent/DE60125910T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/30—Accessing single arrays
    • G11C29/34—Accessing multiple bits simultaneously
DE60125910T 2001-04-06 2001-11-30 Halbleiterspeicher und Auswahlverfahren für mehrere Wortleitungen Expired - Lifetime DE60125910T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2001108746A JP4808856B2 (ja) 2001-04-06 2001-04-06 半導体記憶装置
JP2001108746 2001-04-06

Publications (2)

Publication Number Publication Date
DE60125910D1 true DE60125910D1 (de) 2007-02-22
DE60125910T2 DE60125910T2 (de) 2007-04-19

Family

ID=18960825

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60125910T Expired - Lifetime DE60125910T2 (de) 2001-04-06 2001-11-30 Halbleiterspeicher und Auswahlverfahren für mehrere Wortleitungen

Country Status (7)

Country Link
US (3) US6542431B2 (de)
EP (1) EP1248269B1 (de)
JP (1) JP4808856B2 (de)
KR (1) KR100799945B1 (de)
CN (1) CN1227668C (de)
DE (1) DE60125910T2 (de)
TW (1) TW533424B (de)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2002005283A1 (en) * 2000-07-07 2002-01-17 Mosaid Technologies Incorporated Method and apparatus for synchronization of row and column access operations
US6768685B1 (en) * 2001-11-16 2004-07-27 Mtrix Semiconductor, Inc. Integrated circuit memory array with fast test mode utilizing multiple word line selection and method therefor
US6980481B1 (en) * 2001-12-20 2005-12-27 Lsi Logic Corporatiion Address transition detect control circuit for self timed asynchronous memories
WO2004079745A1 (ja) * 2003-03-06 2004-09-16 Fujitsu Limited 半導体メモリおよびダイナミックメモリセルの電荷蓄積方法
US7286439B2 (en) * 2004-12-30 2007-10-23 Sandisk 3D Llc Apparatus and method for hierarchical decoding of dense memory arrays using multiple levels of multiple-headed decoders
JP2006216184A (ja) * 2005-02-04 2006-08-17 Oki Electric Ind Co Ltd 半導体記憶装置
KR100761381B1 (ko) * 2006-09-06 2007-09-27 주식회사 하이닉스반도체 비트라인 센스앰프 미스매치판단이 가능한 메모리장치.
KR100915809B1 (ko) * 2007-10-11 2009-09-07 주식회사 하이닉스반도체 반도체 테스트 장치 및 그의 테스트 방법
JP5240135B2 (ja) * 2009-09-08 2013-07-17 富士通株式会社 半導体記憶装置の試験方法及び半導体記憶装置
US8618614B2 (en) 2010-12-14 2013-12-31 Sandisk 3D Llc Continuous mesh three dimensional non-volatile storage with vertical select devices
US9171584B2 (en) 2012-05-15 2015-10-27 Sandisk 3D Llc Three dimensional non-volatile storage with interleaved vertical select devices above and below vertical bit lines
WO2014138124A1 (en) 2013-03-04 2014-09-12 Sandisk 3D Llc Vertical bit line non-volatile memory systems and methods of fabrication
US9165933B2 (en) 2013-03-07 2015-10-20 Sandisk 3D Llc Vertical bit line TFT decoder for high voltage operation
US9208833B2 (en) * 2013-04-23 2015-12-08 Micron Technology Sequential memory operation without deactivating access line signals
US9362338B2 (en) 2014-03-03 2016-06-07 Sandisk Technologies Inc. Vertical thin film transistors in non-volatile storage systems
US9379246B2 (en) 2014-03-05 2016-06-28 Sandisk Technologies Inc. Vertical thin film transistor selection devices and methods of fabrication
US9627009B2 (en) 2014-07-25 2017-04-18 Sandisk Technologies Llc Interleaved grouped word lines for three dimensional non-volatile storage
US9450023B1 (en) 2015-04-08 2016-09-20 Sandisk Technologies Llc Vertical bit line non-volatile memory with recessed word lines
US10586583B2 (en) 2018-03-08 2020-03-10 Cypress Semiconductor Corporation Ferroelectric random access memory sensing scheme

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57179997A (en) * 1981-04-25 1982-11-05 Toshiba Corp Semiconductor memory
EP0193210A3 (de) * 1985-02-28 1988-12-14 Nec Corporation Halbleiterspeichergerät mit einer eingebauten Prüfschaltung
JPH0371488A (ja) * 1989-08-10 1991-03-27 Sanyo Electric Co Ltd ダイナミックｒａｍ
JP2739802B2 (ja) * 1992-12-01 1998-04-15 日本電気株式会社 ダイナミックｒａｍ装置
KR0145222B1 (ko) * 1995-05-20 1998-08-17 김광호 반도체 메모리장치의 메모리 셀 테스트 제어회로 및 방법
US5619460A (en) * 1995-06-07 1997-04-08 International Business Machines Corporation Method of testing a random access memory
US5835436A (en) * 1995-07-03 1998-11-10 Mitsubishi Denki Kabushiki Kaisha Dynamic type semiconductor memory device capable of transferring data between array blocks at high speed
JP3759648B2 (ja) * 1996-03-04 2006-03-29 株式会社ルネサステクノロジ 半導体記憶装置
KR0183856B1 (ko) * 1996-05-17 1999-04-15 김광호 반도체 메모리 장치의 번인 스트레스 회로
KR100234365B1 (ko) * 1997-01-30 1999-12-15 윤종용 반도체 메모리장치의 리프레쉬 방법 및 회로
US5991221A (en) * 1998-01-30 1999-11-23 Hitachi, Ltd. Microcomputer and microprocessor having flash memory operable from single external power supply
DE69822368T2 (de) * 1997-05-30 2004-11-18 Fujitsu Ltd., Kawasaki Halbleiterspeicherschaltung mit einem Selektor für mehrere Wortleitungen, und Prüfverfahren dafür
JPH1166851A (ja) * 1997-08-21 1999-03-09 Mitsubishi Electric Corp クロックシフト回路装置、クロックシフト回路およびこれを用いた同期型半導体記憶装置
JP3259764B2 (ja) * 1997-11-28 2002-02-25 日本電気株式会社 半導体記憶装置
JPH11283395A (ja) * 1998-03-30 1999-10-15 Toshiba Microelectronics Corp 半導体記憶装置
JP2000067577A (ja) * 1998-06-10 2000-03-03 Mitsubishi Electric Corp 同期型半導体記憶装置
US6111807A (en) * 1998-07-17 2000-08-29 Mitsubishi Denki Kabushiki Kaisha Synchronous semiconductor memory device allowing easy and fast text
JP4540137B2 (ja) * 1998-07-24 2010-09-08 ルネサスエレクトロニクス株式会社 同期型半導体記憶装置
US6023434A (en) * 1998-09-02 2000-02-08 Micron Technology, Inc. Method and apparatus for multiple row activation in memory devices
US5986964A (en) * 1998-11-02 1999-11-16 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device consistently operating a plurality of memory cell arrays distributed in arrangement
JP4424770B2 (ja) * 1998-12-25 2010-03-03 株式会社ルネサステクノロジ 半導体記憶装置
KR100304963B1 (ko) * 1998-12-29 2001-09-24 김영환 반도체메모리
JP4004173B2 (ja) * 1999-02-23 2007-11-07 富士通株式会社 タイミング信号生成回路及びこの回路が形成された半導体装置
KR100287189B1 (ko) * 1999-04-07 2001-04-16 윤종용 활성화된 다수개의 워드라인들이 순차적으로 디세이블되는 반도체 메모리장치
US6387191B1 (en) * 2000-07-21 2002-05-14 Transportation Technology Center, Inc. Railway wheels resistant to martensite transformation
KR100387523B1 (ko) * 2000-07-27 2003-06-18 삼성전자주식회사 데이터와 에코 클럭간 트래킹을 위한 장치 및 방법
JP3705113B2 (ja) * 2000-10-27 2005-10-12 セイコーエプソン株式会社 半導体メモリ装置内のワード線の活性化
KR100394574B1 (ko) * 2001-04-10 2003-08-14 삼성전자주식회사 워드라인 결함 체크회로를 구비한 불휘발성 반도체메모리장치
KR100432884B1 (ko) * 2001-08-28 2004-05-22 삼성전자주식회사 공유된 행 선택 구조를 갖는 불 휘발성 반도체 메모리 장치
JP4345399B2 (ja) * 2003-08-07 2009-10-14 エルピーダメモリ株式会社 半導体記憶装置

Also Published As

Publication number Publication date
US7116604B2 (en) 2006-10-03
US20030117879A1 (en) 2003-06-26
JP4808856B2 (ja) 2011-11-02
US6788610B2 (en) 2004-09-07
CN1227668C (zh) 2005-11-16
TW533424B (en) 2003-05-21
US20040165469A1 (en) 2004-08-26
US6542431B2 (en) 2003-04-01
KR100799945B1 (ko) 2008-02-01
EP1248269A1 (de) 2002-10-09
DE60125910T2 (de) 2007-04-19
JP2002304899A (ja) 2002-10-18
KR20020077641A (ko) 2002-10-12
CN1380659A (zh) 2002-11-20
US20020145933A1 (en) 2002-10-10
EP1248269B1 (de) 2007-01-10

Similar Documents

Publication Publication Date Title
DE60125910D1 (de) Halbleiterspeicher und Auswahlverfahren für mehrere Wortleitungen
DE60231928D1 (de) Testverfahren für Halbleiterspeicher
DE60215576D1 (de) Wortleitungstreiber für eine Halbleiterspeicheranordnung
DE60105873D1 (de) Halbleiterspeicherherstellungssystem und -verfahren
DE60215571D1 (de) MFOS-Speicher-Transistor und diesbezügliches Herstellungsverfahren
DE10194689T1 (de) Nichtflüchtiger Halbleiterspeicher und Verfahren zu dessen Herstellung
DE69942628D1 (de) Halbleiterspeichersystem und Zugriffverfahren für Halbleiterspeicher und Halbleiterspeicher
DE60222947D1 (de) Halbleiterspeicher
DE60217591D1 (de) Speicher-Steuerung für Mehrpegel-Speicherzelle
DE69942640D1 (de) Halbleiterspeichervorrichtung und Speicherverfahren dafür
DE60133214D1 (de) Gateherstellungsprozess für den dram-bereich und logikbauteile auf demselben chip
DE60227330D1 (de) Ferroelektrischer Halbleiterspeicher
DE60322001D1 (de) Halbleiterchip-Testsystem und entsprechendes Testverfahren
DE60317381D1 (de) Halbleiterspeicher
DE60214805D1 (de) Referenzgeneratorschaltung und -verfahren für nichtflüchtige Speicheranordnungen
DE60221313D1 (de) Direktzugriffsspeicher
DE60141670D1 (de) Halbleiterspeicherbauelement, dessen Herstellungsverfahren und dessen Betriebsweise
EP1367593A4 (de) Halbleiterspeicher und verfahren zum eintreten in seinen betriebsmodus
DE60336787D1 (de) Halbleiterspeicher
GB2374705B (en) Semiconductor memory device and manufacturing method thereof
DE60218009D1 (de) Halbleiterspeichervorrichtung
DE60134189D1 (de) Halbleiteranordnung und Herstellungsverfahren
DE60223894T8 (de) Halbleiterspeicheranordnung und Informationsgerät
DE60229712D1 (de) Halbleiterspeicher
DE60141200D1 (de) Halbleiterspeichersystem

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: FUJITSU MICROELECTRONICS LTD., TOKYO, JP

8327 Change in the person/name/address of the patent owner

Owner name: FUJITSU SEMICONDUCTOR LTD., YOKOHAMA, KANAGAWA, JP

8328 Change in the person/name/address of the agent

Representative=s name: SEEGER SEEGER LINDNER PARTNERSCHAFT PATENTANWAELTE