DE60322001D1 - Halbleiterchip-Testsystem und entsprechendes Testverfahren - Google Patents

Halbleiterchip-Testsystem und entsprechendes Testverfahren

Info

Publication number
DE60322001D1
DE60322001D1 DE60322001T DE60322001T DE60322001D1 DE 60322001 D1 DE60322001 D1 DE 60322001D1 DE 60322001 T DE60322001 T DE 60322001T DE 60322001 T DE60322001 T DE 60322001T DE 60322001 D1 DE60322001 D1 DE 60322001D1
Authority
DE
Germany
Prior art keywords
semiconductor chip
test method
test system
corresponding test
chip test
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60322001T
Other languages
English (en)
Inventor
Hong-Beom Kim
Ho-Jin Park
Sung-Hwan In
Ha-Ii Kim
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Application granted granted Critical
Publication of DE60322001D1 publication Critical patent/DE60322001D1/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26—Testing of individual semiconductor devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/273—Tester hardware, i.e. output processing circuits
    • G06F11/2733—Test interface between tester and unit under test
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31903—Tester hardware, i.e. output processing circuits tester configuration
    • G01R31/31908—Tester set-up, e.g. configuring the tester to the device under test [DUT], down loading test patterns
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
    • G01R31/31926—Routing signals to or from the device under test [DUT], e.g. switch matrix, pin multiplexing
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/56—External testing equipment for static stores, e.g. automatic test equipment [ATE]; Interfaces therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Dram (AREA)
  • For Increasing The Reliability Of Semiconductor Memories (AREA)
  • Semiconductor Integrated Circuits (AREA)
DE60322001T 2002-08-29 2003-07-23 Halbleiterchip-Testsystem und entsprechendes Testverfahren Expired - Lifetime DE60322001D1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR10-2002-0051598A KR100487946B1 (ko) 2002-08-29 2002-08-29 반도체 테스트 시스템 및 이 시스템의 테스트 방법

Publications (1)

Publication Number Publication Date
DE60322001D1 true DE60322001D1 (de) 2008-08-21

Family

ID=31492913

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60322001T Expired - Lifetime DE60322001D1 (de) 2002-08-29 2003-07-23 Halbleiterchip-Testsystem und entsprechendes Testverfahren

Country Status (5)

Country Link
US (1) US6888366B2 (de)
EP (1) EP1394560B1 (de)
JP (1) JP4249567B2 (de)
KR (1) KR100487946B1 (de)
DE (1) DE60322001D1 (de)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7522911B2 (en) * 2000-04-11 2009-04-21 Telecommunication Systems, Inc. Wireless chat automatic status tracking
KR100496861B1 (ko) * 2002-09-26 2005-06-22 삼성전자주식회사 하나의 핸들러에 2개 이상의 테스트 보드를 갖는 테스트장비 및 그 테스트 방법
JP4332392B2 (ja) * 2003-09-12 2009-09-16 株式会社アドバンテスト 試験装置
US7913002B2 (en) * 2004-08-20 2011-03-22 Advantest Corporation Test apparatus, configuration method, and device interface
US7046027B2 (en) * 2004-10-15 2006-05-16 Teradyne, Inc. Interface apparatus for semiconductor device tester
KR100655689B1 (ko) * 2005-08-30 2006-12-08 삼성전자주식회사 프로브 방법, 프로브 방법에 사용되는 프로브 카드, 및프로브 카드를 이용해서 프로브 방법을 수행하기 위한프로브 장치
US7620861B2 (en) * 2007-05-31 2009-11-17 Kingtiger Technology (Canada) Inc. Method and apparatus for testing integrated circuits by employing test vector patterns that satisfy passband requirements imposed by communication channels
WO2009024173A1 (en) * 2007-08-22 2009-02-26 Verigy (Singapore) Pte. Ltd. Chip tester, method for providing timing information, test fixture set, apparatus for post-processing propagation delay information, method for post-processing delay information, chip test set up and method for testing devices under test
US7757144B2 (en) * 2007-11-01 2010-07-13 Kingtiger Technology (Canada) Inc. System and method for testing integrated circuit modules comprising a plurality of integrated circuit devices
US7848899B2 (en) * 2008-06-09 2010-12-07 Kingtiger Technology (Canada) Inc. Systems and methods for testing integrated circuit devices
KR100886614B1 (ko) * 2008-07-30 2009-03-05 (주)누리시스템 터치패널을 갖는 반도체 제품 테스트 장치
US8356215B2 (en) * 2010-01-19 2013-01-15 Kingtiger Technology (Canada) Inc. Testing apparatus and method for analyzing a memory module operating within an application system
US8918686B2 (en) 2010-08-18 2014-12-23 Kingtiger Technology (Canada) Inc. Determining data valid windows in a system and method for testing an integrated circuit device
KR101212854B1 (ko) 2010-12-03 2012-12-14 에스케이하이닉스 주식회사 멀티 칩 패키지 장치 및 그의 동작 방법
KR20120121225A (ko) 2011-04-26 2012-11-05 에스케이하이닉스 주식회사 반도체 칩을 멀티테스트하기 위한 장치 및 방법
US9003256B2 (en) 2011-09-06 2015-04-07 Kingtiger Technology (Canada) Inc. System and method for testing integrated circuits by determining the solid timing window
US8724408B2 (en) 2011-11-29 2014-05-13 Kingtiger Technology (Canada) Inc. Systems and methods for testing and assembling memory modules
US9117552B2 (en) 2012-08-28 2015-08-25 Kingtiger Technology(Canada), Inc. Systems and methods for testing memory
TWI461717B (zh) * 2012-11-05 2014-11-21 Realtek Semiconductor Corp 掃描時脈產生器以及掃描時脈產生方法
US10790039B1 (en) * 2019-09-26 2020-09-29 Micron Technology, Inc. Semiconductor device having a test circuit

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4503537A (en) * 1982-11-08 1985-03-05 International Business Machines Corporation Parallel path self-testing system
JPS6199876A (ja) * 1984-10-22 1986-05-17 Nec Corp Ｉｃテスタ−
KR920001082B1 (ko) * 1989-06-13 1992-02-01 삼성전자 주식회사 반도체 메모리장치에 있어서 메모리 테스트용 멀티바이트 광역 병렬 라이트회로
US5675544A (en) * 1990-06-25 1997-10-07 Texas Instruments Incorporated Method and apparatus for parallel testing of memory circuits
US5794175A (en) * 1997-09-09 1998-08-11 Teradyne, Inc. Low cost, highly parallel memory tester
JPH11163062A (ja) * 1997-11-27 1999-06-18 Toshiba Corp 半導体装置及びウエハーテスト方法
KR19990062211A (ko) * 1997-12-31 1999-07-26 김영환 반도체 장치의 테스트 시스템
KR100308191B1 (ko) * 1998-05-28 2001-11-30 윤종용 빌트-인패럴테스트회로를구비한반도체메모리장치
JP3918344B2 (ja) * 1999-01-29 2007-05-23 横河電機株式会社 半導体試験装置
US6452411B1 (en) * 1999-03-01 2002-09-17 Formfactor, Inc. Efficient parallel testing of integrated circuit devices using a known good device to generate expected responses
US6480978B1 (en) * 1999-03-01 2002-11-12 Formfactor, Inc. Parallel testing of integrated circuit devices using cross-DUT and within-DUT comparisons
US6499121B1 (en) * 1999-03-01 2002-12-24 Formfactor, Inc. Distributed interface for parallel testing of multiple devices using a single tester channel
KR20010063273A (ko) * 1999-12-22 2001-07-09 윤종용 단일 칩 테스트 장치를 이용하여 다수 개의 칩들을테스트하는 반도체 집적 회로 테스트 시스템
JP4497645B2 (ja) * 2000-04-10 2010-07-07 株式会社ルネサステクノロジ 半導体記憶装置
US6466007B1 (en) * 2000-08-14 2002-10-15 Teradyne, Inc. Test system for smart card and indentification devices and the like

Also Published As

Publication number Publication date
JP2004109117A (ja) 2004-04-08
EP1394560A2 (de) 2004-03-03
US6888366B2 (en) 2005-05-03
EP1394560A3 (de) 2004-04-14
KR100487946B1 (ko) 2005-05-06
JP4249567B2 (ja) 2009-04-02
US20040041579A1 (en) 2004-03-04
EP1394560B1 (de) 2008-07-09
KR20040020143A (ko) 2004-03-09

Similar Documents

Publication Publication Date Title
DE60322001D1 (de) Halbleiterchip-Testsystem und entsprechendes Testverfahren
DE602004009821D1 (de) Halbleiterbauelement und Herstellungsverfahren dafür
DE60319898D1 (de) Halbleiter-Bauelement und Herstellungsverfahren
DE60331799D1 (de) Halbleitervorrichtung
DE10397016A5 (de) Biosensor, Biosensorchip und Biosensoreinrichtung
DE60330045D1 (de) Kapillarenassayvorrichtung und -verfahren
EP1669733A4 (de) Chip verwendendes verfahren und testchip
DE60030931D1 (de) Halbleiteranordnung und Herstellungsverfahren dafür
DE60231928D1 (de) Testverfahren für Halbleiterspeicher
DE60331729D1 (de) Audiocodierungsverfahren und audiocodierungseinrichtung
DE60326702D1 (de) Polierverfahren und poliervorrichtung
DE60230840D1 (de) Halbleiteranordnung und Herstellungsverfahren dafür
DE60304244D1 (de) Tropfenerzeuger und Chipverarbeitung
DE60319191D1 (de) Brückenvorrichtung und -verfahren
DE602004025347D1 (de) Halbleiter-prüfeinrichtung und steuerverfahren dafür
DE60220762D1 (de) Halbleiterbauelement und zugehöriges Herstellungsverfahren
DE60210834D1 (de) Halbleiterbauelement und zugehöriges Herstellungsverfahren
DE60336580D1 (de) Von hinten beleuchtete photodiodenanordnung, herstellungsverfahren dafür und halbleitervorrichtung
DE60322190D1 (de) Halbleiteranordnung und entsprechendes Herstellungsverfahren
DE60316647D1 (de) Halbleiterspeichereinrichtung und Prüfungsverfahren
DE60305770D1 (de) Halbleiterspeicheranordnung und Betriebsverfahren dafür
DE60214492D1 (de) Halbleiter integrierte Schaltungsvorrichtung und Vorrichtung zu ihrer Prüfung
DE60324721D1 (de) SOI Halbleiter-Bauelement und Herstellungsverfahren
DE60227139D1 (de) Halbleiter-IC-Module, Herstellungsmethode und Verwendung
DE60336614D1 (de) Redundanz -Schaltung und -Verfahren für Halbleiterspeicher

Legal Events

Date Code Title Description
8364 No opposition during term of opposition