CN1577798A - 制造半导体器件的方法和使用该方法的半导体器件制造装置 - Google Patents
制造半导体器件的方法和使用该方法的半导体器件制造装置 Download PDFInfo
- Publication number
- CN1577798A CN1577798A CNA2004100597729A CN200410059772A CN1577798A CN 1577798 A CN1577798 A CN 1577798A CN A2004100597729 A CNA2004100597729 A CN A2004100597729A CN 200410059772 A CN200410059772 A CN 200410059772A CN 1577798 A CN1577798 A CN 1577798A
- Authority
- CN
- China
- Prior art keywords
- array substrates
- substrate
- semiconductor device
- many array
- many
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 135
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 62
- 239000000758 substrate Substances 0.000 claims abstract description 231
- 238000005520 cutting process Methods 0.000 claims abstract description 103
- 238000000034 method Methods 0.000 claims abstract description 51
- 229920005989 resin Polymers 0.000 claims description 18
- 239000011347 resin Substances 0.000 claims description 18
- 238000003384 imaging method Methods 0.000 claims description 7
- 238000007493 shaping process Methods 0.000 claims description 5
- 238000003860 storage Methods 0.000 claims description 5
- 238000009434 installation Methods 0.000 claims description 4
- 238000007789 sealing Methods 0.000 claims description 3
- 238000007747 plating Methods 0.000 claims description 2
- 238000002360 preparation method Methods 0.000 claims 3
- 230000008569 process Effects 0.000 abstract description 7
- 238000005476 soldering Methods 0.000 description 10
- 239000002131 composite material Substances 0.000 description 6
- 238000010586 diagram Methods 0.000 description 6
- 238000002372 labelling Methods 0.000 description 5
- 230000003321 amplification Effects 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 238000003199 nucleic acid amplification method Methods 0.000 description 4
- 229910000679 solder Inorganic materials 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000000007 visual effect Effects 0.000 description 3
- 238000004140 cleaning Methods 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 238000002955 isolation Methods 0.000 description 2
- 239000003550 marker Substances 0.000 description 2
- 239000011159 matrix material Substances 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 230000000717 retained effect Effects 0.000 description 2
- TVEXGJYMHHTVKP-UHFFFAOYSA-N 6-oxabicyclo[3.2.1]oct-3-en-7-one Chemical compound C1C2C(=O)OC1C=CC2 TVEXGJYMHHTVKP-UHFFFAOYSA-N 0.000 description 1
- 230000001133 acceleration Effects 0.000 description 1
- 238000009825 accumulation Methods 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 238000005352 clarification Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 230000008676 import Effects 0.000 description 1
- 238000010330 laser marking Methods 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 230000011218 segmentation Effects 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/561—Batch processing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4803—Insulating or insulated parts, e.g. mountings, containers, diamond heatsinks
- H01L21/481—Insulating layers on insulating parts, with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67092—Apparatus for mechanical treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/68—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment
- H01L21/681—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for positioning, orientation or alignment using optical controlling means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67155—Apparatus for manufacturing or treating in a plurality of work-stations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06568—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices decreasing in size, e.g. pyramidical stack
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Dicing (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Abstract
Description
Claims (17)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP194955/2003 | 2003-07-10 | ||
JP2003194955A JP4796271B2 (ja) | 2003-07-10 | 2003-07-10 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1577798A true CN1577798A (zh) | 2005-02-09 |
CN100370595C CN100370595C (zh) | 2008-02-20 |
Family
ID=33562535
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2004100597729A Expired - Fee Related CN100370595C (zh) | 2003-07-10 | 2004-06-17 | 制造半导体器件的方法 |
Country Status (5)
Country | Link |
---|---|
US (1) | US7081374B2 (zh) |
JP (1) | JP4796271B2 (zh) |
KR (1) | KR20050007144A (zh) |
CN (1) | CN100370595C (zh) |
TW (2) | TWI358106B (zh) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103111698A (zh) * | 2011-11-16 | 2013-05-22 | 台湾积体电路制造股份有限公司 | 在接合工艺中实施回流的方法 |
CN104347437A (zh) * | 2013-07-26 | 2015-02-11 | 瑞萨电子株式会社 | 制造半导体器件的方法 |
CN105321864A (zh) * | 2014-07-17 | 2016-02-10 | 东和株式会社 | 基板切断装置及基板切断方法 |
CN107221509A (zh) * | 2017-06-20 | 2017-09-29 | 南京矽邦半导体有限公司 | 一种识别单颗产品在qfn框架上位置信息的方法 |
Families Citing this family (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPWO2006100765A1 (ja) * | 2005-03-23 | 2008-08-28 | 株式会社ルネサステクノロジ | 半導体装置の製造方法及び圧縮成形装置 |
JP2006351908A (ja) * | 2005-06-17 | 2006-12-28 | Renesas Technology Corp | 半導体装置の製造方法 |
JP4694900B2 (ja) * | 2005-06-28 | 2011-06-08 | 株式会社ディスコ | レーザー加工方法 |
JP4813855B2 (ja) * | 2005-09-12 | 2011-11-09 | 株式会社ディスコ | 切削装置および加工方法 |
NL1030004C2 (nl) * | 2005-09-21 | 2007-03-22 | Fico Singulation B V | Inrichting en werkwijze voor het separeren van elektronische componenten. |
US7799612B2 (en) * | 2007-06-25 | 2010-09-21 | Spansion Llc | Process applying die attach film to singulated die |
JP5192790B2 (ja) * | 2007-11-28 | 2013-05-08 | Towa株式会社 | 基板の切断方法及び装置 |
CN102246605B (zh) * | 2008-12-16 | 2013-08-07 | 株式会社村田制作所 | 电路模块 |
US8289388B2 (en) * | 2009-05-14 | 2012-10-16 | Asm Assembly Automation Ltd | Alignment method for singulation system |
US8844123B2 (en) * | 2009-12-03 | 2014-09-30 | Chin-Chi Yang | Method of manufacturing a hollow surface mount type electronic component |
KR101414719B1 (ko) * | 2010-07-12 | 2014-08-07 | 한미반도체 주식회사 | 반도체 패키지 집합체 정렬방법 |
KR101247341B1 (ko) * | 2011-07-11 | 2013-03-26 | 에스티에스반도체통신 주식회사 | 반도체 패키지의 싱귤레이션 시스템 및 싱귤레이션 방법 |
US8987058B2 (en) * | 2013-03-12 | 2015-03-24 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method for wafer separation |
US8853002B2 (en) | 2013-01-04 | 2014-10-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Methods for metal bump die assembly |
JP6465540B2 (ja) * | 2013-07-09 | 2019-02-06 | キヤノン株式会社 | 形成方法及び製造方法 |
JP6218511B2 (ja) * | 2013-09-02 | 2017-10-25 | Towa株式会社 | 切断装置及び切断方法 |
NL2011575C2 (en) | 2013-10-08 | 2015-04-09 | Besi Netherlands B V | Method for positioning a carrier with electronic components and electronic component produced with such method. |
US9209149B2 (en) | 2013-11-14 | 2015-12-08 | Taiwan Semiconductor Manufacturing Company, Ltd. | Bump-on-trace structures with high assembly yield |
KR101515716B1 (ko) * | 2013-11-25 | 2015-04-27 | 세메스 주식회사 | 반도체 패키지 제조 장치 |
JP6257291B2 (ja) * | 2013-12-04 | 2018-01-10 | 株式会社ディスコ | パッケージ基板の加工方法 |
JP6143668B2 (ja) * | 2013-12-28 | 2017-06-07 | Towa株式会社 | 電子部品製造用の切断装置及び切断方法 |
JP6333650B2 (ja) * | 2014-07-18 | 2018-05-30 | Towa株式会社 | 切断装置及び切断方法 |
CN112764279B (zh) * | 2021-02-22 | 2022-07-01 | 厦门高卓立科技有限公司 | 一种带有划片防呆符号的液晶显示器面板作业方法 |
CN113488406B (zh) * | 2021-06-09 | 2024-02-20 | 江苏京创先进电子科技有限公司 | 一种规则封装片的自动识别方法、切割方法及划片机 |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11274357A (ja) * | 1998-03-20 | 1999-10-08 | Sony Corp | 電子部品の分割方法および分割装置 |
JP3865184B2 (ja) * | 1999-04-22 | 2007-01-10 | 富士通株式会社 | 半導体装置の製造方法 |
JP3434740B2 (ja) * | 1999-06-30 | 2003-08-11 | Necエレクトロニクス株式会社 | 固体撮像装置 |
US6400173B1 (en) * | 1999-11-19 | 2002-06-04 | Hitachi, Ltd. | Test system and manufacturing of semiconductor device |
JP2002043356A (ja) * | 2000-07-31 | 2002-02-08 | Nec Corp | 半導体ウェーハ、半導体装置及びその製造方法 |
JP3619773B2 (ja) * | 2000-12-20 | 2005-02-16 | 株式会社ルネサステクノロジ | 半導体装置の製造方法 |
JP2002246336A (ja) * | 2001-02-19 | 2002-08-30 | Matsushita Electric Ind Co Ltd | 電子装置およびそのダイシング方法 |
US6444501B1 (en) * | 2001-06-12 | 2002-09-03 | Micron Technology, Inc. | Two stage transfer molding method to encapsulate MMC module |
JP3881888B2 (ja) * | 2001-12-27 | 2007-02-14 | セイコーエプソン株式会社 | 光デバイスの製造方法 |
US6777265B2 (en) * | 2002-04-29 | 2004-08-17 | Advanced Interconnect Technologies Limited | Partially patterned lead frames and methods of making and using the same in semiconductor packaging |
KR100476558B1 (ko) * | 2002-05-27 | 2005-03-17 | 삼성전기주식회사 | 이미지 센서 모듈 및 그 제작 공정 |
JP4256115B2 (ja) * | 2002-05-28 | 2009-04-22 | 富士通マイクロエレクトロニクス株式会社 | マーク認識方法及び半導体装置の製造方法 |
JP2004055860A (ja) * | 2002-07-22 | 2004-02-19 | Renesas Technology Corp | 半導体装置の製造方法 |
-
2003
- 2003-07-10 JP JP2003194955A patent/JP4796271B2/ja not_active Expired - Lifetime
-
2004
- 2004-04-21 TW TW093111147A patent/TWI358106B/zh not_active IP Right Cessation
- 2004-04-21 TW TW100104680A patent/TWI426582B/zh not_active IP Right Cessation
- 2004-06-17 CN CNB2004100597729A patent/CN100370595C/zh not_active Expired - Fee Related
- 2004-06-29 US US10/878,464 patent/US7081374B2/en not_active Expired - Lifetime
- 2004-07-07 KR KR1020040052569A patent/KR20050007144A/ko not_active Application Discontinuation
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103111698A (zh) * | 2011-11-16 | 2013-05-22 | 台湾积体电路制造股份有限公司 | 在接合工艺中实施回流的方法 |
CN103111698B (zh) * | 2011-11-16 | 2016-08-03 | 台湾积体电路制造股份有限公司 | 用于形成半导体封装件的方法 |
CN104347437A (zh) * | 2013-07-26 | 2015-02-11 | 瑞萨电子株式会社 | 制造半导体器件的方法 |
US10032745B2 (en) | 2013-07-26 | 2018-07-24 | Renesas Electronics Corporation | Method of manufacturing semiconductor device |
US10192851B2 (en) | 2013-07-26 | 2019-01-29 | Renesas Electronics Corporation | Method of manufacturing semiconductor device |
CN105321864A (zh) * | 2014-07-17 | 2016-02-10 | 东和株式会社 | 基板切断装置及基板切断方法 |
CN105321864B (zh) * | 2014-07-17 | 2018-01-16 | 东和株式会社 | 基板切断装置及基板切断方法 |
CN107221509A (zh) * | 2017-06-20 | 2017-09-29 | 南京矽邦半导体有限公司 | 一种识别单颗产品在qfn框架上位置信息的方法 |
Also Published As
Publication number | Publication date |
---|---|
TW200503169A (en) | 2005-01-16 |
TW201125077A (en) | 2011-07-16 |
TWI358106B (en) | 2012-02-11 |
CN100370595C (zh) | 2008-02-20 |
US20050009237A1 (en) | 2005-01-13 |
JP2005032910A (ja) | 2005-02-03 |
US7081374B2 (en) | 2006-07-25 |
KR20050007144A (ko) | 2005-01-17 |
TWI426582B (zh) | 2014-02-11 |
JP4796271B2 (ja) | 2011-10-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1577798A (zh) | 制造半导体器件的方法和使用该方法的半导体器件制造装置 | |
CN1187806C (zh) | 电路装置的制造方法 | |
CN1199251C (zh) | 半导体芯片的拾取装置及其拾取方法 | |
CN1184677C (zh) | 半导体器件的制造方法 | |
US20070275543A1 (en) | Manufacturing method of a semiconductor device | |
CN1518080A (zh) | 电子元件封装结构及其制造方法 | |
CN1777988A (zh) | 条带引线框和其制作方法以及在半导体包装中应用的方法 | |
CN1649148A (zh) | 芯片及使用该芯片的多芯片半导体器件及其制造方法 | |
CN1424757A (zh) | 半导体器件及其制造方法 | |
CN1449232A (zh) | 电路部件内装模块及其制造方法 | |
CN1233205C (zh) | 电路装置的制造方法 | |
CN1184680C (zh) | 半导体器件的制造方法 | |
CN1779951A (zh) | 半导体器件及其制造方法 | |
CN1612310A (zh) | 半导体器件的制造方法以及半导体器件 | |
CN1288748C (zh) | 树脂密封型半导体装置及其制造方法 | |
CN1835222A (zh) | 半导体器件及其制造方法 | |
JP2008137016A (ja) | 半導体装置の製造方法 | |
EP0534678A2 (en) | Method of making electronic component packages | |
CN1211849C (zh) | 识别装置、接合装置及电路装置的制造方法 | |
KR20040096765A (ko) | 기판 절단 방법 및 기판 절단 장치 | |
JP2005317799A (ja) | 半導体装置の製造方法 | |
JP2009088102A (ja) | 半導体装置の製造方法 | |
US11676934B2 (en) | Clip bond semiconductor packages and assembly tools | |
JP2003188193A (ja) | 半導体装置の製造方法 | |
JP2003086612A (ja) | ダイボンディング方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: NEC CORP. Free format text: FORMER OWNER: RENESAS TECHNOLOGY CORP. Effective date: 20100812 |
|
C41 | Transfer of patent application or patent right or utility model | ||
C56 | Change in the name or address of the patentee |
Owner name: RENESAS ELECTRONICS CO., LTD. Free format text: FORMER NAME: NEC CORP. |
|
COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: TOKYO, JAPAN TO: KANAGAWA, JAPAN |
|
CP01 | Change in the name or title of a patent holder |
Address after: Kanagawa, Japan Co-patentee after: RENESAS KITA NIPON SEMICONDUCT Patentee after: Renesas Electronics Corp. Address before: Kanagawa, Japan Co-patentee before: RENESAS KITA NIPON SEMICONDUCT Patentee before: NEC ELECTRONICS Corp. |
|
TR01 | Transfer of patent right |
Effective date of registration: 20100812 Address after: Kanagawa, Japan Co-patentee after: RENESAS KITA NIPON SEMICONDUCT Patentee after: NEC ELECTRONICS Corp. Address before: Tokyo, Japan Co-patentee before: RENESAS KITA NIPON SEMICONDUCT Patentee before: Renesas Technology Corp. |
|
CP01 | Change in the name or title of a patent holder |
Address after: Tokyo, Japan Co-patentee after: Renesas semiconductor packaging and testing solutions Limited by Share Ltd. Patentee after: Renesas Electronics Corp. Address before: Tokyo, Japan Co-patentee before: Renesas semiconductor Kyushu pass Patentee before: Renesas Electronics Corp. |
|
CP01 | Change in the name or title of a patent holder | ||
CP02 | Change in the address of a patent holder |
Address after: Tokyo, Japan Co-patentee after: RENESAS KITA NIPON SEMICONDUCT Patentee after: Renesas Electronics Corp. Address before: Kanagawa, Japan Co-patentee before: RENESAS KITA NIPON SEMICONDUCT Patentee before: Renesas Electronics Corp. |
|
TR01 | Transfer of patent right |
Effective date of registration: 20170718 Address after: Tokyo, Japan Co-patentee after: Renesas semiconductor Kyushu pass Patentee after: Renesas Electronics Corp. Address before: Tokyo, Japan Co-patentee before: RENESAS KITA NIPON SEMICONDUCT Patentee before: Renesas Electronics Corp. |
|
TR01 | Transfer of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20080220 Termination date: 20210617 |
|
CF01 | Termination of patent right due to non-payment of annual fee |