CN102369600A - 电路基板 - Google Patents
电路基板 Download PDFInfo
- Publication number
- CN102369600A CN102369600A CN2010800158180A CN201080015818A CN102369600A CN 102369600 A CN102369600 A CN 102369600A CN 2010800158180 A CN2010800158180 A CN 2010800158180A CN 201080015818 A CN201080015818 A CN 201080015818A CN 102369600 A CN102369600 A CN 102369600A
- Authority
- CN
- China
- Prior art keywords
- outer electrode
- inner conductor
- circuit substrate
- conductor
- insulator layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004020 conductor Substances 0.000 claims abstract description 180
- 239000012212 insulator Substances 0.000 claims abstract description 89
- 239000000463 material Substances 0.000 claims abstract description 13
- 239000000758 substrate Substances 0.000 claims description 128
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 13
- 238000000034 method Methods 0.000 description 11
- 230000008569 process Effects 0.000 description 9
- 239000003990 capacitor Substances 0.000 description 7
- 229910052802 copper Inorganic materials 0.000 description 7
- 239000010949 copper Substances 0.000 description 7
- 239000011889 copper foil Substances 0.000 description 6
- 238000009434 installation Methods 0.000 description 6
- 239000004065 semiconductor Substances 0.000 description 6
- 238000006073 displacement reaction Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 229920000106 Liquid crystal polymer Polymers 0.000 description 2
- 239000004977 Liquid-crystal polymers (LCPs) Substances 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 239000000919 ceramic Substances 0.000 description 2
- 238000002788 crimping Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000009740 moulding (composite fabrication) Methods 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 229920005992 thermoplastic resin Polymers 0.000 description 2
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 238000004873 anchoring Methods 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000003467 diminishing effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000002401 inhibitory effect Effects 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 238000007639 printing Methods 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 229920001169 thermoplastic Polymers 0.000 description 1
- 239000004416 thermosoftening plastic Substances 0.000 description 1
- 239000002562 thickening agent Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/115—Via connections; Lands around holes or via connections
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/14—Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49822—Multilayer substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0271—Arrangements for reducing stress or warp in rigid printed circuit boards, e.g. caused by loads, vibrations or differences in thermal expansion
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/14—Structural association of two or more printed circuits
- H05K1/141—One or more single auxiliary printed circuits mounted on a main printed circuit, e.g. modules, adapters
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/16—Printed circuits incorporating printed electric components, e.g. printed resistor, capacitor, inductor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0104—Properties and characteristics in general
- H05K2201/0129—Thermoplastic polymer, e.g. auto-adhesive layer; Shaping of thermoplastic polymer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0335—Layered conductors or foils
- H05K2201/0352—Differences between the conductors of different layers of a multilayer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09672—Superposed layout, i.e. in different planes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10674—Flip chip
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4626—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials
- H05K3/4632—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials laminating thermoplastic or uncured resin sheets comprising printed circuits without added adhesive materials between the sheets
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
本发明提供一种能够抑制电子元器件从电路基板脱离的电路基板。层叠体(11)通过层叠由可挠性材料制成的多个绝缘体层(16)而构成。外部电极(12)设置在层叠体(11)的上表面。在该外部电极(12)上安装电子元器件。多个内部导体(20)从z轴方向俯视时,是与外部电极(12)重叠的多个内部导体(20),在与外部电极(12)重叠的区域中,未通过过孔导体彼此连接。
Description
技术领域
本发明涉及一种电路基板,更特别而言,涉及一种安装电子元器件的电路基板。
背景技术
作为现有的一般的电路基板,已知有层叠陶瓷层而形成的电路基板。图10是示出在印刷布线基板600上安装有现有的电路基板500的情况的图。另外,在电路基板500上安装有电子元器件700。
电路基板500如图10所示,由主体501和外部电极502、503构成。主体501通过层叠陶瓷层而构成,为硬质基板。外部电极502、503分别设置在主体501的上表面和下表面。
另外,印刷布线基板600例如为搭载于移动电话等电子装置的母板,如图10所示,包括主体601和外部电极602。主体601是由树脂等制成的硬质基板。外部电极602设置在主体601的上表面。
另外,电子元器件700例如为半导体集成电路,包括主体701和外部电极702。主体701为半导体基板。外部电极702设置在主体701的下表面。
电路基板500如图10所示,安装在印刷布线基板600上。具体而言,电路基板500通过将外部电极502和外部电极602利用焊料进行连接从而进行安装。
电子元器件700如图10所示,安装在电路基板500上。具体而言,电子元器件700通过将外部电极503和外部电极702利用焊料进行连接从而进行安装。如上所述的电路基板500、印刷布线基板600和电子元器件700搭载于移动电话等电子装置。
现有的电路基板500存在可能会从印刷布线基板600脱离的问题。更详细而言,存在如下情况:因搭载有电路基板500和印刷布线基板600的电子装置掉落时的冲击,而会在印刷布线基板600中产生挠曲。即使在印刷布线基板600中产生挠曲,由于电路基板500为硬质基板,因此其也无法随着印刷布线基板600的挠曲而发生较大变形。因此,会对连接外部电极502和外部电极602的焊料施加负载。其结果是,焊料破损,存在电路基板500从印刷布线基板600脱离的情况。
作为解决这种问题的方法,举出了通过层叠由可挠性材料制成的片材,从而来制作电路基板500的方法。作为层叠这种由可挠性材料制成的片材而形成的电路基板,例如,已知有专利文献1所记载的印刷基板。此外,对于印刷基板800的结构,引用图10。
专利文献1所记载的印刷基板800如图10所示,包括主体801和外部电极(焊盘)802、803。主体801通过层叠由热塑性材料制成的片材而构成。外部电极802、803分别设置在主体801的上表面和下表面。印刷基板800与电路基板500同样地经由下表面的外部电极802安装于印刷布线基板600。另外,电子元器件700与电路基板500同样地经由上表面的外部电极803安装于印刷基板800。
然而,在专利文献1所记载的印刷基板800中,电子元器件700可能会脱离。更详细而言,印刷基板800由于由可挠性材料所制成的片材构成,因此可挠曲。因此,即使印刷布线基板600挠曲,印刷基板800也可随着印刷布线基板600的挠曲而挠曲。由此,可抑制连接外部电极602和外部电极802的焊料破损、印刷基板800从印刷布线基板600脱离。
印刷基板800由于在整个表面都具有可挠性,因此会在整个表面发生挠曲。另一方面,电子元器件700由于由半导体基板构成,因此无法发生较大挠曲。因而,会对外部电极702、803以及连接这两者的焊料施加负载。其结果是,焊料会破损,外部电极702、703会从主体701、801剥离。即,电子元器件700与印刷基板800之间的连接会脱离。
此外,图10中,印刷基板800通过外部电极802安装于印刷布线基板600。但是,即使在印刷基板800通过粘合剂等安装在壳体上的情况下,也会发生电子元器件700与印刷基板800之间的连接脱离的问题。
专利文献1:日本专利特开2006-93438号公报
发明内容
因此,本发明的目的在于提供一种能够抑制电子元器件从电路基板脱离的电路基板。
本发明的一个方式所涉及的电路基板的特征在于,包括:层叠体,该层叠体通过层叠由可挠性材料制成的多个绝缘体层而构成;第一外部电极,该第一外部电极设置在所述层叠体的上表面,且安装电子元器件;以及多个内部导体,该多个内部导体是从层叠方向俯视时与所述第一外部电极重叠的多个内部导体,且在与该第一外部电极重叠的区域中,未通过过孔导体彼此连接。
根据本发明,能够抑制电子元器件从电路基板脱离。
附图说明
图1是本发明的一个实施方式所涉及的电路基板的外观立体图。
图2是图1的电路基板的分解立体图。
图3是图1的电路基板的A-A上的截面结构图。
图4是从层叠方向透视图1的电路基板时的图。
图5是包括图1的电路基板的模块的结构图。
图6是第一变形例所涉及的电路基板的分解立体图。
图7是第二变形例所涉及的电路基板的分解立体图。
图8是第三变形例所涉及的电路基板的分解立体图。
图9是第四变形例所涉及的电路基板的分解立体图。
图10是示出在印刷布线基板上安装有现有的电路基板的情况的图。
具体实施方式
下面,参照附图对本发明的实施方式所涉及的电路基板进行说明。
(电路基板的结构)
下面,参照附图,对本发明的一个实施方式所涉及的电路基板的结构进行说明。图1是本发明的一个实施方式所涉及的电路基板10的外观立体图。图2是图1的电路基板10的分解立体图。图3是图1的电路基板10的A-A上的截面结构图。图4是从层叠方向透视图1的电路基板10时的图。图1至图4中,在制作电路基板10时,将层叠绝缘体层的方向定义为层叠方向。而且,将该层叠方向设为z轴方向,将沿着电路基板10的长边的方向设为x轴方向,将沿着电路基板10的短边的方向设为y轴方向。另外,电路基板10中,将z轴方向的正方向侧的表面称为上表面,将z轴方向的负方向侧的表面称为下表面,将其他表面称为侧面。
电路基板10如图1和图2所示,包括层叠体11、外部电极12(12a~12d)、14(14a~14f)、内部导体18(18a~18d)、20(20a~20f)、22(22a、22b)和过孔导体b1~b11。层叠体11如图2所示,通过层叠由可挠性材料(例如,液晶聚合物等热塑性树脂)制成的长方形的绝缘体层16a~16h而构成。由此,层叠体11形成长方体状。以下,绝缘体层16的表面是指z轴方向的正方向侧的主面,绝缘体层16的背面是指z轴方向的负方向侧的主面。
外部电极12是由导电性材料(例如铜)制成的层,如图1所示,设置在层叠体11的上表面。更详细而言,外部电极12设置在绝缘体层16a的表面的中央(对角线的交点)附近,该绝缘体层16a设置在z轴方向的最靠正方向侧。外部电极12a、12b被设置成使得沿y轴方向排列。外部电极12c、12d被设置成使得在比外部电极12a、12b更靠x轴方向的正方向侧,沿y轴方向排列。另外,外部电极12被分成两个组(组G1、G2)。具体而言,外部电极12a、12b属于组G1。外部电极12c、12d属于组G2。外部电极12被用于与安装在层叠体11的上表面的电子元器件之间的连接。
内部导体18是由导电性材料(例如铜)制成的布线层,如图2所示,内置在层叠体11中。具体而言,内部导体18设置在绝缘体层16b的表面。内部导体18a~18d从z轴方向俯视时,分别与外部电极12a~12d重叠。此外,图2中,对于内部导体18,仅示出了与外部电极12重叠的部分附近,而省略了除此以外的部分。
内部导体20是由导电性材料(例如铜)制成的电容器导体或接地导体等具有大面积的膜状导体,内置在层叠体11中。内部导体20设置于多个绝缘体层16。具体而言,内部导体20a、20b被设置成使得在绝缘体层16c的表面沿x轴方向排列。内部导体20c、20d在绝缘体层16d的表面沿x轴方向设置。内部导体20e、20f在绝缘体层16e的表面沿x轴方向设置。
而且,内部导体20a、20c、20e如图4所示,从z轴方向俯视时,以彼此一致的状态重叠,并且与属于组G1的外部电极12a、12b重叠。由此,外部电极12a、12b从z轴方向俯视时,与多个内部导体20重叠。另外,内部导体20a、20c、20e从z轴方向俯视时,在与外部电极12a、12b重叠的区域中,未通过过孔导体彼此连接。
另外,内部导体20b、20d、20f从z轴方向俯视时,以彼此一致的状态重叠,并且与属于组G2的外部电极12c、12d重叠。由此,外部电极12c、12d从z轴方向俯视时,与多个内部导体20重叠。另外,内部导体20b、20d、20f从z轴方向俯视时,在与外部电极12c、12d重叠的区域中,未通过过孔导体彼此连接。
内部导体22是由导电性材料(例如铜)制成的布线层,如图2所示,内置在层叠体11中。具体而言,内部导体22a、22b分别设置在绝缘体层16f、16g的表面。此外,图2中,对于内部导体22,仅示出了端部附近,而省略了除此以外的部分。
外部电极14是由导电性材料(例如铜)制成的层,如图1所示,设置在层叠体11的下表面。即,外部电极14设置在绝缘体层16h的背面,该绝缘体层16h设置在z轴方向的最靠负方向侧。而且,外部电极14a~14c沿着层叠体11的下表面的位于x轴方向的负方向侧的短边设置。另外,外部电极14d~14f沿着层叠体11的下表面的位于x轴方向的正方向侧的短边设置。由此,如图4所示,外部电极12和外部电极14从z轴方向俯视时不重叠。外部电极14被用于与安装在层叠体11的下表面的印刷布线基板之间的连接。
另外,层叠体11如图3所示,内置有线圈(电路元件)L和电容器(电路元件)C。线圈L由设置在绝缘体层16d~16g的表面的内部导体(图2中省略)和过孔导体(未图示)构成。电容器C由设置在绝缘体16f、16g的表面的内部导体(图2中省略)构成。另外,如图3所示,内部导体20a、20c、20e和内部导体20b、20d、20f设置在层叠体11的比关于z轴方向上的中心面更靠上表面侧。
过孔导体b1~b11被设置成使得将外部电极12、14、内部导体18、20、22和线圈L及电容器C进行连接,使绝缘体层16在z轴方向上贯通。具体而言,过孔导体b1~b4分别如图2所示,使绝缘体层16a在z轴方向上贯通,并将外部电极12a~12d和内部导体18a~18b进行连接。
过孔导体b5如图2所示,使绝缘体层16f在z轴方向上贯通,从z轴方向俯视时,不与外部电极12重叠。另外,过孔导体b5将内部导体22a和内部导体22b进行连接。此外,图2中,虽然仅记载了过孔导体b5以作为连接内部导体22之间的过孔,但除了过孔导体b5以外也可存在其他连接内部导体22之间的过孔导体。但是,连接内部导体22之间的过孔导体不与外部电极12重叠。
过孔导体b6~b11如图2所示,使绝缘体层16h在z轴方向上贯通,从z轴方向俯视时,不与外部电极12重叠。过孔导体b6~b11分别将设置于绝缘体层16f、16g的内部导体22和外部电极14a~14f进行连接。
通过层叠如上述那样构成的绝缘体层16a~16h,从而获得图1所示的电路基板10。
图5是包括电路基板10的模块150的结构图。模块150包括电路基板10、电子元器件50和印刷布线基板100。
电子元器件50如图5所示,是安装在电路基板10上的半导体集成电路等元件。电子元器件50具有主体52和外部电极54(54a~54d)。主体52例如是由半导体基板构成的硬质基板。外部电极54设置在主体52的z轴方向的负方向侧的主面(下表面)。而且,外部电极54a~54d分别通过焊料60与外部电极12a~12d连接。由此,电子元器件50安装在电路基板10的上表面。
印刷布线基板100具有主体102和外部电极104(104a~104f)。主体102例如是由树脂等制成的硬质基板。外部电极104设置在主体102的z轴方向的正方向侧的主面(上表面)。而且,外部电极104a~104f分别通过焊料70那样的接合材料与外部电极14a~14f连接。由此,电路基板10经由下表面安装在印刷布线基板100上。上述那样的模块150搭载于移动电话等电子装置。
(电路基板的制造方法)
下面,参照附图说明电路基板10的制造方法。首先,准备在一个主面的整个表面形成有铜箔的绝缘体层16。这里,绝缘体层16a~16g中,将形成有铜箔的主面作为表面。另一方面,绝缘体层16h中,将形成有铜箔的主面作为背面。
接下来,对绝缘体层16a、16f的形成过孔导体b1~b5的位置(参照图2),从背面侧照射激光束,形成过孔。另外,对绝缘体层16h的形成过孔导体b6~b11的位置(参照图2),从表面侧照射激光束,形成过孔。另外,对于绝缘体层16b~16e、16g,也根据需要,形成过孔。
接下来,利用光刻工序,在绝缘体层16a的表面形成图2所示的外部电极12。具体而言,在绝缘体层16a的铜箔上,印刷与图2所示的外部电极12相同形状的抗蚀剂。然后,通过对铜箔实施蚀刻处理,从而除去未被抗蚀剂覆盖的部分的铜箔。之后,除去抗蚀剂。由此,在绝缘体层16a的表面形成如图2所示的外部电极12。
接下来,利用光刻工序,在绝缘体层16b的表面形成图2所示的内部导体18。另外,利用光刻工序,在绝缘体层16c~16e的表面形成图2所示的内部导体20。另外,利用光刻工序,在绝缘体层16f、16g的表面形成图2所示的内部导体22。另外,利用光刻工序,在绝缘体层16d~16g的表面形成作为图3的线圈L和电容器C的内部导体(图2中未示出)。另外,利用光刻工序,在绝缘体层16h的背面形成图2所示的外部电极14。此外,由于这些光刻工序与形成外部电极12时的光刻工序相同,因此省略说明。
接下来,对形成于绝缘体层16a、16f、16h的过孔,填充以铜为主要组分的导电性糊料,形成图2所示的过孔导体b1~b11。另外,在绝缘体层16b~16e、16g形成了过孔的情况下,也可对该过孔填充导电性糊料。
接下来,将绝缘体层16a~16h以该顺序进行堆叠。然后,通过对绝缘体层16a~16h从层叠方向的上下方向施加力,从而对绝缘体层16a~16h进行压接。由此,得到图1所示的电路基板10。
(效果)
电路基板10中,如以下所说明的那样,即使印刷布线基板100发生了变形,也能够抑制电路基板10从印刷布线基板100脱离。更详细而言,存在如下情况:因搭载有图10所示的现有电路基板500和印刷布线基板600的电子装置掉落时的冲击,而会在印刷布线基板600中产生挠曲。即使在印刷布线基板600中产生挠曲,由于电路基板500为硬质基板,因此其也不会随着印刷布线基板600的挠曲而发生较大变形。因此,会对连接外部电极502和外部电极602的焊料施加负载。其结果是,焊料破损,电路基板500有时会从印刷布线基板600脱离。
因此,电路基板10中,层叠体11通过层叠由可挠性材料制成的绝缘体层16而构成。因而,电路基板10与电路基板500相比可容易发生挠曲。因而,即使因搭载有图5所示的模块150的电子装置掉落,而导致印刷布线基板100发生挠曲使得外部电极104的间隔发生变化,由于电路基板10发生变形,从而外部电极14的间隔也发生变化。其结果是,可抑制对连接外部电极14和外部电极104的焊料施加负载,可抑制电路基板10从印刷布线基板100脱离。
而且,电路基板10中,如以下所说明的那样,能够抑制电子元器件50从电路基板10脱离。更详细而言,由于图10所示的专利文献1所记载的印刷基板800在整个表面都具有可挠性,因此会在整个表面都发生挠曲。由此,外部电极803的间隔会发生变化。另一方面,电子元器件700由于由半导体基板构成,因此无法发生较大挠曲。因而,会对外部电极702、803以及连接这两者的焊料施加负载。其结果是,焊料会破损,外部电极702、703会从主体701、801剥离。即,电子元器件700与印刷基板800之间的连接会脱离。
因此,电路基板10中,从z轴方向俯视时,通过使内部导体18、20、22中的一个以上的内部导体20与外部电极12重叠,从而抑制电子元器件50从电路基板10脱离。更详细而言,若印刷布线基板100呈凸状挠曲,则如图5所示,会对外部电极104沿箭头B的方向施加应力。外部电极104经由焊料70与外部电极14连接。而且,层叠体11具有可挠性。因而,外部电极14随着外部电极104的位移,沿箭头B的方向受到应力。其结果是,在绝缘体层16a~16h中,在x轴方向上产生拉伸应力α1。
这里,内部导体20例如利用铜等金属箔来制作,绝缘体层16由液晶聚合物等热塑性树脂制作。由于绝缘体层16和内部导体20仅仅是压接,因此在绝缘体层16和内部导体20之间不存在化学键等。因而,绝缘体层16和内部导体20可彼此错位。因此,在绝缘体层16e~16h中产生拉伸应力的情况下,在绝缘体层16d和内部导体20e、20f之间会发生错位。同样地,在绝缘体层16c和内部导体20c、20d之间会发生错位。同样地,在绝缘体层16b和内部导体20a、20b之间会发生错位。
如上所述,若在绝缘体层16和内部导体20之间发生错位,则不会从z轴方向的负方向侧的绝缘体层16向z轴方向的正方向侧的绝缘体层16传递力。由此,绝缘体层16d、16c、16b中产生的拉伸应力α2~α4变得比绝缘体层16e~16h中产生的拉伸应力α1小。更详细而言,随着从拉伸应力α1往拉伸应力α4,大小逐渐变小。因而,绝缘体层16a~16h中产生的x轴方向的伸展随着从z轴方向的负方向侧往正方向侧而逐渐变小。因而,设置在绝缘体层16a的表面的外部电极12a、12b几乎不发生位移。其结果是,电路基板10中,能够抑制电子元器件50从电路基板10脱离。此外,即使在如绝缘体层16d和内部导体20e、绝缘体层16c和内部导体20c那样,内部导体的一个主面侧和绝缘体层的一个主面侧例如因锚固效果而牢固地接合的情况下,若存在多层内部导体,则也可在内部导体的另一个主面侧发生错位,从而使应力α缓和。
特别地,在电路基板10中,多个内部导体20从z轴方向俯视时,与外部电极12重叠。因此,绝缘体层16中产生的拉伸应力被进一步有效地缓和。其结果是,可进一步有效地抑制电子元器件50从电路基板10脱离。
而且,电路基板10中,在对印刷布线基板100从z轴方向的负方向侧朝正方向侧施加冲击时,可抑制该冲击传递到外部电极12。更详细而言,由于过孔导体由导电性材料构成,因此比绝缘体层16硬。因此,若连接内部导体18、20、22的过孔导体和外部电极12从z轴方向俯视时重叠,则冲击会经由过孔导体向外部电极12传递。
因此,电路基板10中,连接内部导体22之间的过孔导体b5从z轴方向俯视时不与外部电极12重叠,内部导体20之间从z轴方向俯视时,在与外部电极12重叠的区域中,彼此不连接。即,外部电极12从z轴方向俯视时,不与过孔导体b1~b4以外的过孔导体重叠。因此,在向印刷布线基板100施加冲击时,冲击不会经由过孔导体向外部电极12传递。其结果是,在对印刷布线基板100从z轴方向的负方向侧朝正方向侧施加冲击时,可抑制该冲击传递到外部电极12。
而且,电路基板10中,根据以下所说明的理由,在对印刷布线基板100从z轴方向的负方向侧朝正方向侧施加冲击时,也可抑制该冲击传递到外部电极12。更详细而言,来自印刷布线基板100的冲击经由外部电极104、焊料70和外部电极14传递至层叠体11。因此,外部电极12和外部电极14优选为尽可能远离设置。因此,电路基板10中,外部电极12被设置成使得从z轴方向俯视时不与外部电极14重叠。由此,在对印刷布线基板100从z轴方向的负方向侧朝正方向侧施加冲击时,可抑制该冲击传递到外部电极12。另外,为了进一步获得上述效果,内部导体越接近外部电极12越好。
(变形例)
下面,参照附图说明第一变形例所涉及的电路基板10a。图6是第一变形例所涉及的电路基板10a的分解立体图。
电路基板10a在包括内部导体(辅助导体)24(24a~24c)这一点上,与电路基板10不同。更详细而言,内部导体24a在设置有内部导体20a、20b的绝缘体层16c的表面上,沿着内部导体20a、20b排列的方向(即,x轴方向)设置。同样地,内部导体24b在设置有内部导体20c、20d的绝缘体层16d的表面上,沿着内部导体20c、20d排列的方向(即,x轴方向)设置。同样地,内部导体24c在设置有内部导体20e、20f的绝缘体层16e的表面上,沿着内部导体20e、20f排列的方向(即,x轴方向)设置。
通过设置如上述那样的内部导体24,从而绝缘体层16变得难以沿内部导体20排列的方向(x轴方向)延展。其结果是,即使印刷布线基板100发生变形,设置在绝缘体层16a的表面的外部电极12a、12b也几乎不发生位移。其结果是,电路基板10a中,能够更有效地抑制电子元器件50从电路基板10a脱离。
下面,参照附图说明第二变形例所涉及的电路基板10b。图7是第二变形例所涉及的电路基板10b的分解立体图。
电路基板10b在包括外部导体26(26a~26d)这一点上,与电路基板10不同。更详细而言,外部导体26a~26d分别与外部电极12a~12d连接。而且,过孔导体b1~b4分别与外部导体26a~26d连接。由此,外部电极12a~12d从z轴方向俯视时,不与过孔导体b1~b4重叠。其结果是,在对印刷布线基板100从z轴方向的负方向侧朝正方向侧施加冲击时,可更有效地抑制该冲击传递到外部电极12。
下面,参照附图说明第三变形例所涉及的电路基板10c。图8是第三变形例所涉及的电路基板10c的分解立体图。
电路基板10c在设置有内部导体28a~28c以取代内部导体20a~20f这一点上,与电路基板10不同。更详细而言,内部导体28a设置在绝缘体层16c的表面,从z轴方向俯视时,与外部电极12a~12d重叠。同样地,内部导体28b设置在绝缘体层16d的表面,从z轴方向俯视时,与外部电极12a~12d重叠。内部导体28c设置在绝缘体层16e的表面,从z轴方向俯视时,与外部电极12a~12d重叠。在具有如上述那样的结构的电路基板10c中,也和电路基板10相同,能够抑制电子元器件50从电路基板10c脱离。
下面,参照附图说明第四变形例所涉及的电路基板10d。图9是第四变形例所涉及的电路基板10d的分解立体图。图9中,示出绝缘体层16a~16e。关于电路基板10d的绝缘体层16f~16h,由于和图2所示的电路基板10的绝缘体层16f~16h相同,因此省略说明。
电路基板10d在设置有内部导体30a~30f和过孔导体b12~b17以取代内部导体20a~20f这一点上,与电路基板10不同。更详细而言,内部导体30a、30b设置在绝缘体层16c的表面,构成7/8匝的线圈导体。而且,内部导体30a从z轴方向俯视时,与外部电极12a、12b重叠。内部导体30b从z轴方向俯视时,与外部电极12c、12d重叠。内部导体30c、30d设置在绝缘体层16d的表面,构成7/8匝的线圈导体。而且,内部导体30c从z轴方向俯视时,与外部电极12a、12b重叠。内部导体30d从z轴方向俯视时,与外部电极12c、12d重叠。内部导体30e、30f设置在绝缘体层16e的表面,构成7/8匝的线圈导体。而且,内部导体30e从z轴方向俯视时,与外部电极12a、12b重叠。内部导体30f从z轴方向俯视时,与外部电极12c、12d重叠。
过孔导体b12、b13分别使绝缘体层16c在z轴方向上贯通,并将内部导体30a、30b的端部和内部导体30c、30d的端部进行连接。同样地,过孔导体b14、b15分别使绝缘体层16d在z轴方向上贯通,并将内部导体30c、30d的端部和内部导体30e、30f的端部进行连接。过孔导体b16、b17分别使绝缘体层16e在z轴方向上贯通,并与内部导体30e、30f的端部连接。由此,内部导体30a、30c、30e和过孔导体b12、b14、b16构成线圈L1。另外,内部导体30b、30d、30f和过孔导体b13、b15、b17构成线圈L2。
如上所述,通过使用作为线圈导体的内部导体30以取代作为电容器导体或接地导体的内部导体20,从而与电路基板10相同,能够抑制电子元器件50从电路基板10b脱离。此外,虽然将内部导体30设为线圈导体,但也可为例如不构成线圈的单纯的布线导体。
此外,电路基板10、10a~10d中,虽然外部电极14设置在层叠体11的下表面,但也可例如设置在侧面。
此外,电路基板10、10a~10d中,并不一定要设置外部电极14。具体而言,存在电路基板10、10a~10d并非安装在印刷布线基板100上,而与壳体等粘接的情况。在这种情况下,电路基板10、10a~10d中无需外部电极14。
工业上的实用性
本发明对于电路基板是有用的,特别是在能够抑制电子元器件从电路基板脱离这一点上较为优异。
标号说明
C 电容器
G1、G2 组
L、L1、L2 线圈
b1~b17 过孔导体
10、10a~10d 电路基板
11 层叠体
12a~12d、14a~14f 外部电极
16a~16h 绝缘体层
18a~18d、20a~20f、22a、22b、24a~24c、28a~28c、30a~30f 内部导体
26a~26d 外部导体
Claims (8)
1.一种电路基板,其特征在于,包括:
层叠体,该层叠体通过层叠由可挠性材料制成的多个绝缘体层而构成;
第一外部电极,该第一外部电极设置在所述层叠体的上表面,且安装电子元器件;以及
多个内部导体,该多个内部导体是从层叠方向俯视时与所述第一外部电极重叠的多个内部导体,且在与该第一外部电极重叠的区域中,未通过过孔导体彼此连接。
2.如权利要求1所述的电路基板,其特征在于,
所述多个内部导体设置在所述层叠体的比关于层叠方向上的中心面更靠所述上表面侧。
3.如权利要求1或2所述的电路基板,其特征在于,还包括
第二外部电极,该第二外部电极设置在所述层叠体的下表面或侧面,
所述电路基板还包括
过孔导体,该过孔导体与所述第二外部电极连接,且从层叠方向俯视时,不与所述第一外部电极重叠。
4.如权利要求3所述的电路基板,其特征在于,
所述第一外部电极被用于与安装在所述上表面的所述电子元器件之间的连接,
所述第二外部电极被用于与安装在所述下表面的布线基板之间的连接。
5.如权利要求3或4所述的电路基板,其特征在于,
所述第二外部电极从层叠方向俯视时,不与所述第一外部电极重叠。
6.如权利要求1至5中的任一项所述的电路基板,其特征在于,
所述第一外部电极设置有多个,并且被分成第一组和第二组,
属于所述第一组的所述第一外部电极从层叠方向俯视时,与所述多个内部导体中的第一内部导体重叠,
属于所述第二组的所述第一外部电极从层叠方向俯视时,与第二内部导体重叠,该第二内部导体是所述多个内部导体中的第二内部导体,且与所述第一内部导体设置在相同的所述绝缘体层上。
7.如权利要求6所述的电路基板,其特征在于,还包括
辅助导体,该辅助导体在设置有所述第一内部导体和所述第二内部导体的所述绝缘体层上,沿着该第一内部导体和该第二内部导体排列的方向设置。
8.如权利要求7所述的电路基板,其特征在于,
所述第一内部导体和所述第二内部导体设置于多个所述绝缘体层,
所述辅助导体设置于多个绝缘体层的各个层,该多个绝缘体层设置有所述第一内部导体和所述第二内部导体。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009089897 | 2009-04-02 | ||
JP2009-089897 | 2009-04-02 | ||
PCT/JP2010/051488 WO2010113539A1 (ja) | 2009-04-02 | 2010-02-03 | 回路基板 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN102369600A true CN102369600A (zh) | 2012-03-07 |
CN102369600B CN102369600B (zh) | 2014-09-10 |
Family
ID=42827843
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201080015818.0A Expired - Fee Related CN102369600B (zh) | 2009-04-02 | 2010-02-03 | 电路基板 |
Country Status (6)
Country | Link |
---|---|
US (2) | US9136212B2 (zh) |
EP (1) | EP2416355B1 (zh) |
JP (2) | JP5240293B2 (zh) |
KR (1) | KR101473267B1 (zh) |
CN (1) | CN102369600B (zh) |
WO (1) | WO2010113539A1 (zh) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10241080B2 (en) * | 2011-11-07 | 2019-03-26 | Nissan Motor Co., Ltd. | Magnet evaluation device and method |
WO2014125894A1 (ja) | 2013-02-15 | 2014-08-21 | 株式会社村田製作所 | 積層回路基板 |
JP2014165210A (ja) * | 2013-02-21 | 2014-09-08 | Fujitsu Component Ltd | モジュール基板 |
USD758372S1 (en) * | 2013-03-13 | 2016-06-07 | Nagrastar Llc | Smart card interface |
USD759022S1 (en) * | 2013-03-13 | 2016-06-14 | Nagrastar Llc | Smart card interface |
WO2015129600A1 (ja) | 2014-02-26 | 2015-09-03 | 株式会社村田製作所 | 多層基板の製造方法、及び多層基板 |
USD776070S1 (en) * | 2014-03-18 | 2017-01-10 | Sony Corporation | Non-contact type data carrier |
USD864968S1 (en) | 2015-04-30 | 2019-10-29 | Echostar Technologies L.L.C. | Smart card interface |
WO2017038791A1 (ja) * | 2015-09-02 | 2017-03-09 | 株式会社村田製作所 | 樹脂回路基板、部品搭載樹脂回路基板 |
CN208597204U (zh) * | 2016-01-07 | 2019-03-12 | 株式会社村田制作所 | 多层基板以及电子设备 |
CN208258200U (zh) * | 2016-02-04 | 2018-12-18 | 株式会社村田制作所 | 树脂多层基板 |
US10462901B1 (en) | 2018-07-26 | 2019-10-29 | International Business Machines Corporation | Implementing embedded wire repair for PCB constructs |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5949654A (en) * | 1996-07-03 | 1999-09-07 | Kabushiki Kaisha Toshiba | Multi-chip module, an electronic device, and production method thereof |
US20010025723A1 (en) * | 1997-07-24 | 2001-10-04 | Denso Corporation | Mounting structure of electronic component on substrate board |
JP2002261447A (ja) * | 2001-03-02 | 2002-09-13 | Hitachi Chem Co Ltd | 配線板とその製造方法とその配線板を用いた半導体搭載用基板とその製造方法と半導体パッケージ並びにその製造方法 |
CN1638128A (zh) * | 2003-11-12 | 2005-07-13 | 松下电器产业株式会社 | 半导体集成电路器件 |
US20070010064A1 (en) * | 2005-07-05 | 2007-01-11 | Endicott Interconnect Technologies, Inc. | Method of making a capacitive substrate using photoimageable dielectric for use as part of a larger circuitized substrate, method of making said circuitized substrate and method of making an information handling system including said circuitized substrate |
US20080289853A1 (en) * | 2006-03-29 | 2008-11-27 | Murata Manufacturing Co., Ltd. | Composite substrate and method for manufacturing composite substrate |
Family Cites Families (75)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA2059020C (en) * | 1991-01-09 | 1998-08-18 | Kohji Kimbara | Polyimide multilayer wiring board and method of producing same |
JP2551123Y2 (ja) | 1991-07-12 | 1997-10-22 | アルプス電気株式会社 | フレキシブル回路板 |
US6011684A (en) * | 1992-10-21 | 2000-01-04 | Devoe; Alan D. | Monolithic integrated multiple electronic components internally interconnected and externally connected by conductive side castellations to the monolith that are of varying width particularly monolithic multiple capacitors |
US5347258A (en) * | 1993-04-07 | 1994-09-13 | Zycon Corporation | Annular resistor coupled with printed circuit board through-hole |
US5603847A (en) * | 1993-04-07 | 1997-02-18 | Zycon Corporation | Annular circuit components coupled with printed circuit board through-hole |
US6835898B2 (en) * | 1993-11-16 | 2004-12-28 | Formfactor, Inc. | Electrical contact structures formed by configuring a flexible wire to have a springable shape and overcoating the wire with at least one layer of a resilient conductive material, methods of mounting the contact structures to electronic components, and applications for employing the contact structures |
US6336269B1 (en) * | 1993-11-16 | 2002-01-08 | Benjamin N. Eldridge | Method of fabricating an interconnection element |
US20070228110A1 (en) * | 1993-11-16 | 2007-10-04 | Formfactor, Inc. | Method Of Wirebonding That Utilizes A Gas Flow Within A Capillary From Which A Wire Is Played Out |
JPH07263867A (ja) | 1994-03-18 | 1995-10-13 | Fujitsu General Ltd | 多層配線基板 |
US6727579B1 (en) * | 1994-11-16 | 2004-04-27 | Formfactor, Inc. | Electrical contact structures formed by configuring a flexible wire to have a springable shape and overcoating the wire with at least one layer of a resilient conductive material, methods of mounting the contact structures to electronic components, and applications for employing the contact structures |
US5818699A (en) * | 1995-07-05 | 1998-10-06 | Kabushiki Kaisha Toshiba | Multi-chip module and production method thereof |
US5906042A (en) * | 1995-10-04 | 1999-05-25 | Prolinx Labs Corporation | Method and structure to interconnect traces of two conductive layers in a printed circuit board |
JPH09223758A (ja) * | 1996-02-19 | 1997-08-26 | Hitachi Ltd | 半導体装置 |
US5822856A (en) * | 1996-06-28 | 1998-10-20 | International Business Machines Corporation | Manufacturing circuit board assemblies having filled vias |
JPH10261874A (ja) * | 1997-03-19 | 1998-09-29 | Murata Mfg Co Ltd | 多層回路基板 |
KR100371877B1 (ko) * | 1997-04-16 | 2003-02-11 | 가부시끼가이샤 도시바 | 배선기판과 배선기판의 제조방법 및 반도체 패키지 |
MY144573A (en) * | 1998-09-14 | 2011-10-14 | Ibiden Co Ltd | Printed circuit board and method for its production |
KR100764582B1 (ko) * | 1999-08-11 | 2007-10-09 | 테세라, 인코포레이티드 | 기상 접속 기술 |
US6525921B1 (en) * | 1999-11-12 | 2003-02-25 | Matsushita Electric Industrial Co., Ltd | Capacitor-mounted metal foil and a method for producing the same, and a circuit board and a method for producing the same |
JP2001320168A (ja) * | 2000-03-02 | 2001-11-16 | Murata Mfg Co Ltd | 配線基板およびその製造方法、ならびにそれを用いた電子装置 |
KR100333627B1 (ko) * | 2000-04-11 | 2002-04-22 | 구자홍 | 다층 인쇄회로기판 및 그 제조방법 |
JP4688396B2 (ja) * | 2000-05-12 | 2011-05-25 | 大日本印刷株式会社 | 非接触式データキャリア装置 |
JP2001332860A (ja) * | 2000-05-18 | 2001-11-30 | Hitachi Cable Ltd | 多層配線基板、半導体装置、電子装置及びそれらの製造方法 |
US6812048B1 (en) * | 2000-07-31 | 2004-11-02 | Eaglestone Partners I, Llc | Method for manufacturing a wafer-interposer assembly |
US6744135B2 (en) * | 2001-05-22 | 2004-06-01 | Hitachi, Ltd. | Electronic apparatus |
JP4034046B2 (ja) * | 2001-06-07 | 2008-01-16 | 日本碍子株式会社 | 高精度な貫通孔を有する多層板、及び、回路基板 |
JP4790157B2 (ja) * | 2001-06-07 | 2011-10-12 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP2003023248A (ja) * | 2001-07-05 | 2003-01-24 | Nitto Denko Corp | 多層フレキシブル配線回路基板およびその製造方法 |
EP1453364A4 (en) * | 2001-07-18 | 2007-01-17 | Ajinomoto Kk | FILM FOR CIRCUIT BOARD |
JP4079699B2 (ja) * | 2001-09-28 | 2008-04-23 | 富士通株式会社 | 多層配線回路基板 |
US6664864B2 (en) * | 2001-10-31 | 2003-12-16 | Cts Corporation | Cavity design printed circuit board for a temperature compensated crystal oscillator and a temperature compensated crystal oscillator employing the same |
JP2003332749A (ja) * | 2002-01-11 | 2003-11-21 | Denso Corp | 受動素子内蔵基板、その製造方法及び受動素子内蔵基板形成用素板 |
AU2003215117A1 (en) * | 2002-02-09 | 2003-09-04 | Display Science, Inc. | Flexible video displays and their manufacture |
JP3820415B2 (ja) * | 2002-03-07 | 2006-09-13 | 株式会社デンソー | プリント基板の製造方法及びプリント基板の構造 |
JP2004079773A (ja) * | 2002-08-19 | 2004-03-11 | Taiyo Yuden Co Ltd | 多層プリント配線板及びその製造方法 |
JP2004153000A (ja) | 2002-10-30 | 2004-05-27 | Denso Corp | プリント基板の製造方法およびそれにより製造されるプリント基板 |
US20040099958A1 (en) * | 2002-11-21 | 2004-05-27 | Schildgen William R. | Crack resistant interconnect module |
US20040140571A1 (en) * | 2003-01-17 | 2004-07-22 | Matsushita Electric Industrial Co., Ltd. | Mounting structure of electronic device |
US6995322B2 (en) * | 2003-01-30 | 2006-02-07 | Endicott Interconnect Technologies, Inc. | High speed circuitized substrate with reduced thru-hole stub, method for fabrication and information handling system utilizing same |
US7081650B2 (en) * | 2003-03-31 | 2006-07-25 | Intel Corporation | Interposer with signal and power supply through vias |
JP4069787B2 (ja) * | 2003-04-04 | 2008-04-02 | 株式会社デンソー | 多層基板およびその製造方法 |
KR100834591B1 (ko) * | 2003-05-19 | 2008-06-02 | 다이니폰 인사츠 가부시키가이샤 | 양면 배선기판과, 양면 배선기판 제조방법 및 다층배선기판 |
US20070029109A1 (en) * | 2003-08-07 | 2007-02-08 | Masashi Miyazaki | Multilayer printed wiring board and production method therefor |
US7517065B2 (en) * | 2004-01-23 | 2009-04-14 | Brother Kogyo Kabushiki Kaisha | Injet printhead having externally-connected terminations structured to be resistant to damage |
JP2005327932A (ja) * | 2004-05-14 | 2005-11-24 | Shinko Electric Ind Co Ltd | 多層配線基板及びその製造方法 |
JP4258432B2 (ja) * | 2004-05-21 | 2009-04-30 | パナソニック株式会社 | 基板接合部材ならびにそれを用いた三次元接続構造体 |
US20060000641A1 (en) * | 2004-06-30 | 2006-01-05 | Salama Islam A | Laser metallization for ceramic device |
US7452803B2 (en) * | 2004-08-12 | 2008-11-18 | Megica Corporation | Method for fabricating chip structure |
CN1906758B (zh) * | 2004-09-08 | 2010-05-05 | 株式会社村田制作所 | 复合陶瓷基板 |
JP2006093438A (ja) | 2004-09-24 | 2006-04-06 | Denso Corp | プリント基板及びその製造方法 |
US7449381B2 (en) * | 2005-07-05 | 2008-11-11 | Endicott Interconect Technologies, Inc. | Method of making a capacitive substrate for use as part of a larger circuitized substrate, method of making said circuitized substrate and method of making an information handling system including said circuitized substrate |
US7384856B2 (en) * | 2005-01-10 | 2008-06-10 | Endicott Interconnect Technologies, Inc. | Method of making an internal capacitive substrate for use in a circuitized substrate and method of making said circuitized substrate |
JP2006260205A (ja) | 2005-03-17 | 2006-09-28 | Fujitsu Ltd | Rfidタグ、モジュール部品、およびrfidタグ製造方法 |
JP4237726B2 (ja) * | 2005-04-25 | 2009-03-11 | パナソニック電工株式会社 | フレキシブルプリント配線板用基材入り接着シート及びその製造方法、多層フレキシブルプリント配線板、フレックスリジッドプリント配線板 |
US7579220B2 (en) * | 2005-05-20 | 2009-08-25 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device manufacturing method |
JP2007073737A (ja) | 2005-09-07 | 2007-03-22 | Toyo Ink Mfg Co Ltd | 複数の導電性回路層を有するプリント配線板並びにその製造方法 |
JP4819471B2 (ja) * | 2005-10-12 | 2011-11-24 | 日本電気株式会社 | 配線基板及び配線基板を用いた半導体装置並びにその製造方法 |
JP2007109825A (ja) * | 2005-10-12 | 2007-04-26 | Nec Corp | 多層配線基板、多層配線基板を用いた半導体装置及びそれらの製造方法 |
KR100704919B1 (ko) * | 2005-10-14 | 2007-04-09 | 삼성전기주식회사 | 코어층이 없는 기판 및 그 제조 방법 |
US8089147B2 (en) * | 2005-11-02 | 2012-01-03 | International Rectifier Corporation | IMS formed as can for semiconductor housing |
JP3983786B2 (ja) * | 2005-11-15 | 2007-09-26 | シャープ株式会社 | プリント配線基板 |
TWI305119B (en) * | 2005-12-22 | 2009-01-01 | Phoenix Prec Technology Corp | Circuit board structure having capacitance array and embedded electronic component and method for fabricating the same |
DE102006007381A1 (de) * | 2006-02-15 | 2007-08-23 | Infineon Technologies Ag | Halbleiterbauelement für einen Ultraweitband-Standard in der Ultrahochfrequenz-Kommunikation und Verfahren zur Herstellung desselben |
KR100754080B1 (ko) * | 2006-07-13 | 2007-08-31 | 삼성전기주식회사 | 리지드-플렉서블 인쇄회로기판 및 그 제조방법 |
JP2008047776A (ja) | 2006-08-18 | 2008-02-28 | Semiconductor Energy Lab Co Ltd | 半導体装置及びその作製方法 |
US20080172867A1 (en) * | 2006-09-07 | 2008-07-24 | Fujikura Ltd. | Method of manufacturing multi-layered flexible printed circuit board |
JP4829062B2 (ja) | 2006-09-28 | 2011-11-30 | 京セラ株式会社 | 配線基板およびそれを用いた半導体素子の実装構造体 |
US8441774B2 (en) * | 2007-03-08 | 2013-05-14 | Nec Corporation | Capacitance element, printed circuit board, semiconductor package, and semiconductor circuit |
US7830311B2 (en) * | 2007-07-18 | 2010-11-09 | Murata Manufacturing Co., Ltd. | Wireless IC device and electronic device |
US20090021352A1 (en) * | 2007-07-18 | 2009-01-22 | Murata Manufacturing Co., Ltd. | Radio frequency ic device and electronic apparatus |
KR101115108B1 (ko) * | 2007-08-24 | 2012-03-13 | 스미토모 베이클리트 컴퍼니 리미티드 | 다층 배선 기판 및 반도체 장치 |
ATE555518T1 (de) * | 2007-12-20 | 2012-05-15 | Murata Manufacturing Co | Ic-radiogerät |
JP4610633B2 (ja) * | 2008-05-14 | 2011-01-12 | 富士通株式会社 | 配線基板の製造方法 |
JP5574056B2 (ja) * | 2011-11-10 | 2014-08-20 | 株式会社村田製作所 | 高周波信号線路及びこれを備えた電子機器 |
JP5472552B2 (ja) * | 2011-12-29 | 2014-04-16 | 株式会社村田製作所 | 高周波信号線路及び電子機器 |
-
2010
- 2010-02-03 CN CN201080015818.0A patent/CN102369600B/zh not_active Expired - Fee Related
- 2010-02-03 KR KR1020117022762A patent/KR101473267B1/ko active IP Right Grant
- 2010-02-03 WO PCT/JP2010/051488 patent/WO2010113539A1/ja active Application Filing
- 2010-02-03 JP JP2010525957A patent/JP5240293B2/ja not_active Expired - Fee Related
- 2010-02-03 EP EP10758316.3A patent/EP2416355B1/en not_active Not-in-force
-
2011
- 2011-09-28 US US13/247,031 patent/US9136212B2/en not_active Expired - Fee Related
-
2013
- 2013-03-29 JP JP2013071431A patent/JP5516787B2/ja not_active Expired - Fee Related
-
2015
- 2015-08-04 US US14/817,380 patent/US9986641B2/en active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5949654A (en) * | 1996-07-03 | 1999-09-07 | Kabushiki Kaisha Toshiba | Multi-chip module, an electronic device, and production method thereof |
US20010025723A1 (en) * | 1997-07-24 | 2001-10-04 | Denso Corporation | Mounting structure of electronic component on substrate board |
JP2002261447A (ja) * | 2001-03-02 | 2002-09-13 | Hitachi Chem Co Ltd | 配線板とその製造方法とその配線板を用いた半導体搭載用基板とその製造方法と半導体パッケージ並びにその製造方法 |
CN1638128A (zh) * | 2003-11-12 | 2005-07-13 | 松下电器产业株式会社 | 半导体集成电路器件 |
US20070010064A1 (en) * | 2005-07-05 | 2007-01-11 | Endicott Interconnect Technologies, Inc. | Method of making a capacitive substrate using photoimageable dielectric for use as part of a larger circuitized substrate, method of making said circuitized substrate and method of making an information handling system including said circuitized substrate |
US20080289853A1 (en) * | 2006-03-29 | 2008-11-27 | Murata Manufacturing Co., Ltd. | Composite substrate and method for manufacturing composite substrate |
Also Published As
Publication number | Publication date |
---|---|
US20120012369A1 (en) | 2012-01-19 |
EP2416355B1 (en) | 2016-12-21 |
EP2416355A4 (en) | 2012-12-05 |
KR101473267B1 (ko) | 2014-12-16 |
JP5240293B2 (ja) | 2013-07-17 |
US20150342048A1 (en) | 2015-11-26 |
CN102369600B (zh) | 2014-09-10 |
JPWO2010113539A1 (ja) | 2012-10-04 |
KR20110132413A (ko) | 2011-12-07 |
US9136212B2 (en) | 2015-09-15 |
US9986641B2 (en) | 2018-05-29 |
JP5516787B2 (ja) | 2014-06-11 |
JP2013131777A (ja) | 2013-07-04 |
WO2010113539A1 (ja) | 2010-10-07 |
EP2416355A1 (en) | 2012-02-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102369600B (zh) | 电路基板 | |
TWI421996B (zh) | 靜電放電防護架構 | |
TW200726334A (en) | Circuit board structure having capacitance array and embedded electronic component and method for fabricating the same | |
US20090215287A1 (en) | Substrate Connecting Member and Connecting Structure | |
WO2011084216A3 (en) | Substrate for integrated circuit devices including multi-layer glass core and methods of making the same | |
US20090117458A1 (en) | Flexible printed circuit (PC) board, junction method thereof, and battery pack using the flexible PC board | |
WO2009028683A1 (ja) | 電子部品 | |
CN102577647A (zh) | 电路基板 | |
WO2009011419A1 (ja) | 電子部品実装装置及びその製造方法 | |
KR20040081143A (ko) | 모듈 부품 | |
CN102356703B (zh) | 电路基板以及母层叠体 | |
US11330709B2 (en) | Flexible printed circuit board | |
JP2015012281A (ja) | 積層基板 | |
CN102422729B (zh) | 电路基板及其制造方法 | |
US8385081B2 (en) | Stacked mounting structure | |
US11363710B2 (en) | Circuit board | |
US8154884B2 (en) | Electronic device with electrostatic protection structure | |
US8026449B2 (en) | Circuit board with ESD protection and electronic device using same | |
JP5344033B2 (ja) | 電子装置 | |
CN220985925U (zh) | 一种fpc板及电子设备 | |
KR101224665B1 (ko) | 카메라 모듈 | |
JP2013077386A (ja) | コネクタ | |
KR20090042574A (ko) | 반도체 모듈 및 이를 구비하는 전자 장치 | |
KR20150087682A (ko) | 임베디드 인쇄회로기판 | |
US20120162946A1 (en) | Electronic device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20140910 |