Classifications

• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
  • H10P50/00—Etching of wafers, substrates or parts of devices
  • H10P50/20—Dry etching; Plasma etching; Reactive-ion etching
  • H10P50/24—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials
  • H10P50/242—Dry etching; Plasma etching; Reactive-ion etching of semiconductor materials of Group IV materials
• • G—PHYSICS
  • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
  • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
  • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
  • G03F7/26—Processing photosensitive materials; Apparatus therefor
  • G03F7/42—Stripping or agents therefor
  • G03F7/427—Stripping or agents therefor using plasma means only
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
  • H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
  • H10P95/08—Planarisation of organic insulating materials
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
  • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
  • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
  • H10P14/65—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials
  • H10P14/6502—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed before formation of the materials
  • H10P14/6512—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed before formation of the materials by exposure to a gas or vapour
  • H10P14/6514—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by treatments performed before or after the formation of the materials of treatments performed before formation of the materials by exposure to a gas or vapour by exposure to a plasma
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
  • H10P70/00—Cleaning of wafers, substrates or parts of devices
  • H10P70/10—Cleaning before device manufacture, i.e. Begin-Of-Line process
  • H10P70/12—Cleaning before device manufacture, i.e. Begin-Of-Line process by dry cleaning only
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
  • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
  • H10P72/04—Apparatus for manufacture or treatment
  • H10P72/0451—Apparatus for manufacturing or treating in a plurality of work-stations
  • H10P72/0468—Apparatus for manufacturing or treating in a plurality of work-stations comprising a chamber adapted to a particular process
• • H—ELECTRICITY
  • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
  • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
  • H10W20/00—Interconnections in chips, wafers or substrates
  • H10W20/01—Manufacture or treatment
  • H10W20/071—Manufacture or treatment of dielectric parts thereof
  • H10W20/081—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts
  • H10W20/084—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts for dual-damascene structures

Definitions

• the present invention pertains to methods for stripping photo-resist material and removing etch-related residues from the surface of a partially fabricated integrated circuit in preparation for further processing.
• Damascene processing techniques are often preferred methods in many modern integrated circuit manufacturing schemes because it requires fewer processing steps and offers a higher yield than other methods. Damascene processing involves forming metal conductors on integrated circuits by forming inlaid metal lines in trenches and vias in a dielectric layer (inter-metal dielectric). As part of the Damascene process, a layer of photoresist is deposited on a dielectric layer. The photoresist is a light-sensitive organic polymer which can be "spun on” in liquid form and dries to a solid thin film.
• the photosensitive photoresist is then patterned using light through the mask and wet solvent.
• a plasma etching process (dry etch) is then used to etch exposed portions of dielectric and transfer the pattern into the dielectric, forming vias and trenches in the dielectric layer.
• the photoresist must be stripped and any etch-related residues must be thoroughly removed before subsequent processing to avoid embedding impurities in the device.
• Conventional processes for stripping photoresist employ a plasma formed from a mixture of gases with the presence of oxygen in the plasma. The highly reactive oxygen based plasma reacts with and oxidizes the organic photoresist to form volatile components that are carried away from the wafer surface.
• Low-k materials have been used as inter-metal and/or inter-layer dielectrics between conductive interconnects in many modern devices to reduce the delay in signal propagation due to capacitive effects.
• low-k dielectrics are silicon-oxide based materials with some amount of incorporated carbon, commonly referred to as carbon doped oxide (CDO). It is believed, although not necessarily proven, that the oxygen scavenges or removes carbon from the low-k materials.
• the present invention addresses the aforementioned need by providing improved methods for stripping photoresist and removing etch-related residues from dielectric materials.
• methods involve removing material from a dielectric layer using a hydrogen-based etch process employing a weak oxidizing agent and fluorine-containing compound.
• Substrate temperature is maintained at a level of about 160 °C or less, e.g., less than about 90 °C.
• the methods involve introducing gas comprising a weak oxidizing agent, fluorine-containing compound and hydrogen into the reaction chamber, and applying RF power to form a plasma within the reaction chamber to convert at least a portion of the material to gaseous form, thereby removing at least a portion of the material from the partially fabricated integrated circuit.
• methods may be used to remove photoresist and/or residues from the etch process. Methods may be effectively implemented on Damascene devices, including single and dual Damascene devices.
• the weak oxidizing agent comprises at least one of carbon dioxide, carbon monoxide, nitrous oxide, nitric oxide and nitrogen dioxide and water.
• the weak oxidizing agent comprises carbon dioxide.
• the gas comprises between about 0.1 % to about 10.0 % carbon dioxide by volume.
• the gas further comprises at least one inert carrier gas such as helium, argon or nitrogen.
• the gas does not comprise molecular oxygen.
• the fluorine-containing compound comprises at least one of nitrogen trifluoride (NF 3 ), sulfur hexafluoride (SF 6 ), hexafluoroethane (C 2 F 6 ), tetrafluoromethane (CF 4 ), trifluoromethane (CHF 3 ), difluoromethane (CH 2 F 2 ), octofluoropropane (C 3 F 8 ), octofluorocyclobutane (C 4 F 8 ), octofluoro[l-]butane (C 4 F 8 ), octofluoro[2-]butane (C 4 F 8 ), octofluoroisobutylene (C 4 F 8 ), fluorine (F 2 ), and the like.
• the weak oxidizing agent comprises nitrogen trifluoride.
• the gas comprises between about 5ppm to about 10% nitrogen trifluoride by volume.
• Methods of the invention may be implemented on any size wafer. Most modern wafer fabrication facilities use either 200 mm or 300 mm wafers. Process conditions may vary depending upon the wafer size. If a 300 mm wafer is used, the total flow rate of gas may range between about 1,000 seem and about 40,000 seem. If carbon dioxide is used as the weak oxidizing agent, the flow rate of carbon dioxide may range between about 10 seem and about 2000 seem, e.g., 800 seem. If nitrogen trifluoride is used as the fluorine-containing gas, the flow rate of nitrogen trifluoride may range between about 1 and 20 seem, e.g., 5 seem. Typically, the RF plasma power for a 300 mm wafer ranges between about 300 Watts to about 3 Kilowatts for a plasma. Methods may be implemented using a direct or remote plasma.
• substrate temperatures can range between about 50°C degrees and about 160°C. In certain embodiments, work piece temperatures are maintained at about 90°C or less.
• Example chamber pressures can range between about 300 mTorr and about 2 Torr. In some embodiments, the wafer is held at a bias.
• methods of the invention may be used with low-k dielectric materials, including carbon-doped low-k dielectric materials such as carbon- doped oxides (CDOs).
• CDOs carbon- doped oxides
• Methods of the invention can be implemented on both non- porous and porous dielectric materials, including CDOs and other compositions.
• Methods of the invention may be implemented in any suitable reaction chamber.
• the reaction chamber may be one chamber of a multi-chambered apparatus or it may be part of a single chamber apparatus.
• a multi-stage removal process is used, with the fluoride-containing compound used only a subset of the stages.
• the fluoride-containing compound is used only in a first set of stages, e.g., a first stage.
• the fluoride-containing compound may be used as part of process gas used to generate a plasma in the first station, for example.
• FIG. 1 is a process flow diagram illustrating aspects of some embodiments of the invention employed for stripping photoresist and removing etch-related residue from a partially fabricated integrated circuit.
• FIGs. 2A-2C show cross sectional depictions of a low-k Damascene device during dry etch and photoresist strip processes in accordance with the invention.
• FIGS. 3A and 3B show cross sectional depictions of a low-k device during dry after photoresist strip and HF-test processes in accordance with the invention.
• FIG. 4A is a schematic illustration showing an apparatus suitable for practicing the present invention.
• FIG. 4B is a simple block diagram showing a multi-station stripping tool suitable for practicing the present invention.
• semiconductor wafer semiconductor wafer
• wafer wafer
• partially fabricated integrated circuit can refer to a silicon wafer during any of many stages of integrated circuit fabrication thereon.
• the following detailed description assumes the invention is implemented on a wafer. However, the invention is not so limited.
• the work piece may be of various shapes, sizes, and materials.
• other work pieces that may take advantage of this invention include various articles such as printed circuit boards and the like.
• methods of the invention may be used to efficiently and effectively to remove photoresist and etch-related materials from a low-k dielectric materials.
• Methods of the invention are not limited to low-k dielectrics. Methods are also not limited to any particular category of low-k dielectrics. For instance, described methods may be effectively used on dielectrics with k values less than 4.0, dielectrics with k values less than about 2.8 and dielectrics with k values less than about 2.0 (“ultra-low-k” or ULK dielectrics).
• the low-k dielectric may be porous or non-porous (sometimes referred to as a "dense" low-k dielectric).
• low-k dense dielectrics are those having k values no greater than 2.8 and low-k porous dielectrics are those having k values no greater than 2.2.
• Low-k dielectrics of any suitable composition may be used, including silicon oxide based dielectrics doped with fluorine and/or carbon. Non-silicon oxide based dielectrics, such as polymeric materials, may also be used. Any suitable process may be used to deposit the low-k dielectric, including as spin-on deposit and CVD deposit techniques. In the case of forming porous dielectrics, any suitable method may be used. A typical method involves co-depositing a silicon-based backbone and an organic porogen and subsequently removing the porogen component, leaving a porous dielectric film. Other methods include sol-gel techniques. Specific examples of suitable low-k films are carbon based spin-on type films such as SILK TM and CVD deposited porous films such as Coral TM .
• Methods of the invention use plasmas that are produced from gases that contain hydrogen and a weak oxidizing agent, and in certain processing operations, a fluorine-containing compound.
• the actual species present in the plasma may be a mixture of different ions and molecules derived from the hydrogen, weak oxidizing agent and/or fluorine-containing compound. It is noted that other species may be present in the reaction chamber, such as small hydrocarbons, carbon dioxide, water vapor and other volatile components as the plasma reacts with and breaks down the organic photoresist and other residues.
• reference to the initial gas/gases introduced into the plasma is/are different from other gas/gases that may exist after the plasma is formed.
• Figure 1 is a flow chart depicting one general high-level process flow in accordance with some embodiments of the present invention. Note that some typical operations related to the methods of the invention involved in integrated circuit (IC) fabrication are also included in Figure 1 to provide a context for how the invention may be used. To provide a visual context of some embodiments of the invention, Figures 2A through 2C show cross-sectional depictions of a portion of a low-k Damascene device during various pertinent fabrication processes. [0026] Referring to Figure 1 , a wafer with exposed regions of a low-k dielectric layer are etched leaving a patterned photoresist layer thereon is provided (block 101).
• Figures 2A and 2B depict the forming of a patterned low-k dielectric in the context of processing a Damascene device 200.
• Figure 2 A shows device 200 before and
• Figure 2B shows device 200 after a dry etch process.
• Figure 2B corresponds to the state of the device provided in block 101 of Figure 1.
• layer 201 has a low-k dielectric layer 203 deposited thereon, which has portions of photoresist 205 deposited thereon.
• underlying layer 201 may be a metal layer such as copper, an etch stop layer such as silicon carbide or silicon nitride, or another type of layer.
• Photoresist 205 was previously patterned using UV light lithography (or other suitable process) to leave exposed portions of low-k dielectric layer 203.
• Device 200 is then subjected to a dry etch process, typically one of sputter etching, plasma etching or reactive ion etching.
• the resulting device 200 has features 210 etched within an ultra low-k dielectric layer 203.
• Photoresist portions 205 must be stripped before further wafer processing. Note that the tops and sides of the exposed photoresist portions 205 have "skins" 207 that are relatively hard portions of the photoresist as a result of some dry etch processes and that can be compositionally different from the bulk photoresist portions 205.
• the skin is typically composed of dielectric residues re-deposited from low-k dielectric 203 and re-deposited polymer residue from the photoresist 205.
• a film 209 can also form over exposed sidewalls of low dielectric 203. This film typically is made of polymer residues and damaged portions of the low-k dielectric from ion bombardment during the dry etch process.
• the photoresist is stripped of a first portion of the photoresist (block 103).
• this first portion includes skin that was formed from the etch process and is generally tougher to remove.
• the wafer is exposed to a hydrogen-based plasma with a weak oxidizing agent and a fluorine-containing compound.
• the wafer is exposed to a H2/C02/NF3 plasma.
• a relatively small amount of fluorine-containing compound is employed in this operation.
• H2 flow rate is about 20,000 seem (20 slpm)
• the individual flow rates may vary depending on the particular embodiment.
• the H2 flow rate is two orders of magnitude larger than that of the C02 flow rate, and four orders of magnitude larger than the NF3 flow.
• the C02 flow rate is at least one order of magnitude larger than the NF3 flow.
• This operation is typically performed in a different reaction chamber from the chamber where the etch took place.
• a reaction chamber may be referred to as a stand-alone "strip unit.” Any apparatus with a suitable plasma reaction chamber can be used.
• the system may provide a direct (in situ plasma) or remote plasma.
• the operation 103 may be used in certain embodiments to replace a conventional oxygen-based strip that is performed in the same reaction chamber in which the etch took place and typically involves exposure to an oxygen- based plasma.
• This oxidizing partial strip operation can damage some low-k dielectric materials, and may not be performed in certain implementations.
• the wafer is provided in operation 101 without having previously undergone such a strip process in the etch chamber.
• the next operation is to expose the wafer to a hydrogen-based plasma with a weak oxidizing agent to strip the bulk photoresist and/or remove etch-related material (block 105).
• fluorine is not present in this operation, unlike in the previous operation.
• the bulk of the photoresist and residue is removed in this operation, which may itself include multiple sub-operations.
• the total flow rate of gas, the relative amount of weak oxidizing agent and fluorine-containing compound and other conditions in the strip chamber can vary depending upon, among other factors, plasma type (downstream versus direct), RF power, chamber pressure, substrate (wafer) size and type of weak oxidizing agent used.
• the plasma may comprise between about 0.1% to 10%> carbon dioxide by volume and between about 5ppm to 10%> nitrogen trifluoride (if present) by volume.
• a carrier gas such as helium, argon or nitrogen may be used.
• the carrier gas is typically an unreactive gas.
• commercial hydrogen is available in mixtures with noble gases such as helium. These commercially available gas mixtures may be used for the methods of this invention.
• one or more additional plasma strip or wet clean operations may be performed. It should also be noted that in multi-station apparatuses, operations 103 and 105 may each be performed over one or more than one station.
• the wafer is typically temperature controlled during exposure to the plasma.
• the temperature such that it is no more than about 200 °C, no more than about 160°C, no more than about 150°C, no more than about 140°C, no more than about 130°C, no more than about 120°C, no more than about 110°C, no more than about 100°C, no more than about 90°C, no more than about 80°C, or no more than about 60°C.
• the substrate is maintained at temperature no more than about 90°C. It has been found that these relatively low temperatures are critical in certain embodiments to preventing significant damage to the ULK film.
• Figure 3A depicts a patterned ultra low-k dielectric layer 303, hard mask layer 315, and silicon carbide layer 301, after photoresist removal as described above.
• Etched into low-k dielectric layer 303 is recessed feature 310, which may be a via or trench.
• the feature 310 includes sidewalls 317 and bottom 319. It has been found that if the photoresist removal occurs at too high of a temperature, the low-k material near the sidewalls 317 is damaged.
• One manner in which this damage is tested is by an HF dip, for example a 100: 1 dilution of HF for 45 seconds.
• a photoresist removal process as described above in was performed at 90°C and compared to a process using the same chemistry, but performed at 280°C.
• Figure 3B depicts the results with 317" showing the profile of the feature stripped at 280°C, and 317' showing the profile of the feature stripped at 90°C. While the profile 317' was found to be substantially unchanged from the as-stripped feature profile, profile 317" is bowed inward. The region between these two profiles is the area that is damaged under the high temperature stripping process. The higher temperature process may also remove a certain amount of etch stop material from the bottom of the feature.
• Stations 1-5 0.9 Torr / 90°C / 3.5 kW RF plasma / 103 seconds per station
• the temperature is raised for one or more operations after exposure to the fluorine-containing plasma.
• a temperature of less than 160°C or less than 90°C may be used during exposure to the fluorine-based plasma, and raised prior to or during exposure to the one or more operations that use fluorine-free plasmas.
• Temperature may be raised in stages in certain embodiments, with later stations using higher temperatures than earlier ones. The higher temperature may be within the range described, or may be higher than that described. For example, in certain embodiments, later stations can use higher temperatures such as 285 °C. However, in many embodiments, temperature is maintained at a low temperature throughout the strip process.
• the above description provides examples of removing photoresist using low temperature hydrogen-based plasmas, in particular processes that involve exposing photoresist and etch-related residues to a plasma generated from hydrogen gas, wherein the wafer temperature is maintained at a low temperature, e.g., less than about 200 °C, less than about 160°C, less than about 150°C, less than about 140°C, less than about 130°C, less than about 120°C, less than about 110°C, less than about 100°C, less than about 90°C, less than about 80°C, or less than about 60°C.
• the gas used to generate the plasma consists essentially of hydrogen gas in one or more operations.
• one or more of a weak oxidizing agent, a fluorine-containing gas and a carrier gas may be added to the hydrogen gas in one or more operations, as described above.
• process gas chemistries that may be employed to generate a plasma for the low-temperature exposure operations include H2; H2/C02; H2/C02/NF3 and H2/NF3, with other weak oxidizing agents and fluorine-containing agents described above substituted for or added to C02 and NF3, respectively.
• these may be used at any or all of the removal operations depicted in Figures 2A-2C.
• the gas used to generate the hydrogen- based plasma may have essentially no C02 or other weak oxidizing agent present.
• the gas used to generate the hydrogen-based plasma to remove the bulk photoresist may have essentially no C02 or other weak oxidizing agent present.
• NF3 or other fluorine- containing gas may be present in certain embodiments.
• any suitable plasma reaction chamber apparatus may be used.
• Suitable plasma chambers and systems include the Gamma 2100, 2130 I CP (Interlaced Inductively Coupled Plasma), G400, and GxT offered by Novellus Systems, Inc. of San Jose, CA.
• Other systems include the Fusion line from Axcelis Technologies Inc. of Rockville, Maryland, TERA21 from PSK Tech Inc. in Korea, and the Aspen from Mattson Technology Inc. in Fremont, CA.
• various strip chambers may be configured onto cluster tools. For example, a strip chamber may be added to a Centura cluster tool available from Applied Materials of Santa Clara, CA.
• Figure 4A is a schematic illustration showing aspects of a downstream plasma apparatus 400 suitable for practicing the present invention on wafers.
• Apparatus 400 has a plasma source 411 and an exposure chamber 401 separated by a showerhead assembly 417. Inside exposure chamber 401, a wafer 403 rests on a platen (or stage) 405. Platen 405 is fitted with a heating/cooling element. In some embodiments, platen 405 is also configured for applying a bias to wafer 403. Low pressure is attained in exposure chamber 401 via vacuum pump via conduit 407. Sources of gaseous hydrogen (with or without dilution/carrier gas), carbon dioxide (or other weak oxidizing agent), and if present nitrogen trifluoride (or other fluorine-containing gas) provide a flow of gas via inlet 409 into plasma source 411 of the apparatus.
• gaseous hydrogen with or without dilution/carrier gas
• carbon dioxide or other weak oxidizing agent
• nitrogen trifluoride or other fluorine-containing gas
• Plasma source 411 is surrounded in part by induction coils 413, which are in turn connected to a power source 415.
• gas mixtures are introduced into plasma source 411, induction coils 413 are energized and a plasma is generated in plasma source 411.
• showerhead assembly 417 which has an applied voltage, terminates the flow of some ions and allows the flow of neutral species into exposure chamber 401.
• wafer 403 may be temperature controlled and/or a RF bias may be applied.
• Various configurations and geometries of the plasma source 411 and induction coils 413 may be used. For example, induction coils 413 may loop around the plasma source 411 in an interlaced pattern.
• the plasma source 411 may be shaped as a dome instead of a cylinder.
• a controller 450 may be connected to components of the process chamber, and control process gas composition, pressure, temperature and wafer indexing of the stripping operations.
• Machine-readable media may be coupled to the controller and contain instructions for controlling process conditions for these operations.
• the apparatus of the invention is a strip unit dedicated to stripping photoresist from wafers.
• a strip unit tool will have multiple wafer process stations so that multiple wafers may be processes simultaneously.
• Figure 4B is a simple block diagram showing a top-down view of a multi-station wafer strip unit tool 430 that may be used in accordance with the invention.
• Strip unit tool 430 has five strip stations 433, 435, 437, 439 and 441 and one load station 431.
• Strip unit tool 430 is configured such that each station is capable of processing one wafer and so all stations may be exposed to a common vacuum.
• Each of strip stations 433, 435, 437, 439 and 441 has its own RF power supply.
• Load station 431 is typically configured with a load-lock station attached thereto to allow the input of wafers into strip unit tool 430 without a break in vacuum. Load station 431 may also be configured with a heat lamp to pre-heat wafers before transferring to strip stations and photoresist stripping.
• Strip station 441 is typically configured with a load-lock station attached thereto to allow the output of wafers from strip unit tool 430 without a break in vacuum.
• a robotic arm 443 transfers wafers from station to station.
• wafers are processed in batch mode.
• Batch mode processing can increase wafer though-put and is therefore commonly used in manufacturing operation.
• each wafer is transferred to, and processed in, each of stations 431, 433, 435, 437, 439 and 441.
• a typical batch mode process will proceed as follows: A wafer is first loaded into load station 431 where it is preheated with a heat lamp. Next, robotic arm 443 transfers the wafer to strip station 433 where it is plasma processed using a fluorine -based plasma for a time period sufficient to strip off about 1/5 of the photoresist.
• Robotic arm 443 then transfers the wafer to strip station 435 where it is plasma processed using a non- fluorine process for a time period sufficient to strip off about another 1/5 of the remaining photoresist. This sequence is continued such that the wafer is processed at strip stations 437, 439 and 441. At strip station 441, the photoresist should be largely removed and the wafer is then unloaded from the strip unit tool.

Landscapes

• Physics & Mathematics (AREA)
• Engineering & Computer Science (AREA)
• Plasma & Fusion (AREA)
• General Physics & Mathematics (AREA)
• Drying Of Semiconductors (AREA)
• Photosensitive Polymer And Photoresist Processing (AREA)
• Cleaning Or Drying Semiconductors (AREA)
• Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Priority Applications (4)

Applications Claiming Priority (2)

Publications (2)

Family

ID=44141528

Family Applications (1)

Country Status (7)

Cited By (2)

Families Citing this family (60)

Family Cites Families (167)

• 2009
  • 2009-12-11 US US12/636,601 patent/US8591661B2/en not_active Expired - Fee Related
• 2010
  • 2010-12-08 KR KR1020127015129A patent/KR101908737B1/ko not_active Expired - Fee Related
  • 2010-12-08 SG SG2012040929A patent/SG181165A1/en unknown
  • 2010-12-08 JP JP2012543254A patent/JP5911068B2/ja not_active Expired - Fee Related
  • 2010-12-08 WO PCT/US2010/059517 patent/WO2011072042A2/en not_active Ceased
  • 2010-12-08 CN CN201080056102.5A patent/CN102792423B/zh not_active Expired - Fee Related
  • 2010-12-10 TW TW099143368A patent/TWI562225B/zh not_active IP Right Cessation
• 2013
  • 2013-10-29 US US14/066,587 patent/US20140120733A1/en not_active Abandoned

Also Published As

Similar Documents

Legal Events