WO2010116622A1 - 半導体素子用基板の製造方法および半導体装置 - Google Patents
半導体素子用基板の製造方法および半導体装置 Download PDFInfo
- Publication number
- WO2010116622A1 WO2010116622A1 PCT/JP2010/001897 JP2010001897W WO2010116622A1 WO 2010116622 A1 WO2010116622 A1 WO 2010116622A1 JP 2010001897 W JP2010001897 W JP 2010001897W WO 2010116622 A1 WO2010116622 A1 WO 2010116622A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- semiconductor element
- substrate
- metal plate
- connection post
- etching
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 84
- 239000000758 substrate Substances 0.000 title claims abstract description 64
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 32
- 229920005989 resin Polymers 0.000 claims abstract description 66
- 239000011347 resin Substances 0.000 claims abstract description 66
- 238000005530 etching Methods 0.000 claims abstract description 36
- 229910052751 metal Inorganic materials 0.000 claims abstract description 30
- 239000002184 metal Substances 0.000 claims abstract description 30
- 238000012545 processing Methods 0.000 claims abstract description 9
- 238000011049 filling Methods 0.000 claims abstract description 6
- 238000000465 moulding Methods 0.000 claims description 13
- 230000015572 biosynthetic process Effects 0.000 claims description 3
- 238000000034 method Methods 0.000 abstract description 25
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 15
- 229910052802 copper Inorganic materials 0.000 description 15
- 239000010949 copper Substances 0.000 description 15
- 238000007747 plating Methods 0.000 description 14
- 229910000679 solder Inorganic materials 0.000 description 13
- 239000000463 material Substances 0.000 description 11
- 239000000243 solution Substances 0.000 description 11
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 description 10
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 9
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 8
- 230000008569 process Effects 0.000 description 8
- HEMHJVSKTPXQMS-UHFFFAOYSA-M Sodium hydroxide Chemical compound [OH-].[Na+] HEMHJVSKTPXQMS-UHFFFAOYSA-M 0.000 description 6
- 229910052737 gold Inorganic materials 0.000 description 6
- 239000010931 gold Substances 0.000 description 6
- 229910052763 palladium Inorganic materials 0.000 description 5
- 229910052759 nickel Inorganic materials 0.000 description 4
- 229910021578 Iron(III) chloride Inorganic materials 0.000 description 3
- 239000011248 coating agent Substances 0.000 description 3
- 238000000576 coating method Methods 0.000 description 3
- RBTARNINKXHZNM-UHFFFAOYSA-K iron trichloride Chemical compound Cl[Fe](Cl)Cl RBTARNINKXHZNM-UHFFFAOYSA-K 0.000 description 3
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 2
- 239000004642 Polyimide Substances 0.000 description 2
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 2
- 239000000853 adhesive Substances 0.000 description 2
- 230000001070 adhesive effect Effects 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 238000009713 electroplating Methods 0.000 description 2
- 230000005484 gravity Effects 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 229920001721 polyimide Polymers 0.000 description 2
- 229920005992 thermoplastic resin Polymers 0.000 description 2
- 229910000831 Steel Inorganic materials 0.000 description 1
- 239000002253 acid Substances 0.000 description 1
- 230000002378 acidificating effect Effects 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 238000007792 addition Methods 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 239000003054 catalyst Substances 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 238000005238 degreasing Methods 0.000 description 1
- 238000012217 deletion Methods 0.000 description 1
- 230000037430 deletion Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 230000004907 flux Effects 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000010030 laminating Methods 0.000 description 1
- WABPQHHGFIMREM-UHFFFAOYSA-N lead(0) Chemical compound [Pb] WABPQHHGFIMREM-UHFFFAOYSA-N 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 230000015654 memory Effects 0.000 description 1
- 239000011259 mixed solution Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000000149 penetrating effect Effects 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 238000003825 pressing Methods 0.000 description 1
- 230000002250 progressing effect Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 239000010959 steel Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000004381 surface treatment Methods 0.000 description 1
- 238000001721 transfer moulding Methods 0.000 description 1
- 238000005406 washing Methods 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49861—Lead-frames fixed on or encapsulated in insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/486—Via connections through the substrate with or without pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15182—Fan-in arrangement of the internal vias
- H01L2924/15183—Fan-in arrangement of the internal vias in a single layer of the multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- FIGS. 2A to 2C are diagrams schematically showing the structure of an interposer using a QFN (Quad Flat Non-lead) type lead frame, which is an example of a conventional interposer.
- a flat portion 21 of the lead frame on which the semiconductor element 22 is mounted is provided at the center of the lead frame made of aluminum or copper.
- Leads 23 having a wide pitch are disposed on the outer periphery of the lead frame.
- the lead 23 and the electrical connection terminal of the semiconductor element 22 are connected by a wire bonding method using a metal wire 24 such as a gold wire.
- FIG. 2B the whole is finally molded with a molding resin 25 and integrated.
- FIGS. 2A to 2C can be electrically connected only between the outer periphery of the semiconductor element and the outer periphery of the lead frame.
- the connection between the printed board and the interposer is performed by attaching a metal pin to the extraction electrode 26 on the outer peripheral portion of the interposer.
- BGA Ball Grid Array
- solder balls are arranged in an array on external connection terminals on the outer periphery of an interposer.
- a method of multilayering and stacking the wiring layers of the interposer is usually employed.
- connection terminals of the semiconductor element are often formed in an array on the bottom surface of the semiconductor element.
- an external connection terminal on the interposer side is arranged in the same array as that of the connection terminal of the semiconductor element, and a flip chip connection method using a small solder ball is employed for connection between the interposer and the printed board.
- the wiring in the interposer is vertically drilled from above with a drill or a laser, and metal plating is performed in the hole, so that electrical conduction between the upper and lower sides is achieved.
- the pitch of the external connection terminals can be reduced to about 150 to 200 ⁇ m, so that the number of connection terminals can be increased.
- the reliability and stability of bonding are lowered, and it is not suitable for in-vehicle use where high reliability is required.
- the interposer has a ceramic structure for the part holding the lead frame, or P-BGA (Plastic Ball Grid Array), CSP (Chip Size Package), LGA (Land Grid Array).
- P-BGA Physical Ball Grid Array
- CSP Chip Size Package
- LGA Land Grid Array
- base materials such as organic ones, and they are properly used according to the intended use.
- the fine pitch of the connection part of the interposer with the semiconductor element and the high-speed signal correspondence are progressing in response to the miniaturization, the increase in the number of pins, and the high speed of the semiconductor element.
- the pitch of the terminal portion of the interposer needs to be 80 to 100 ⁇ m.
- the lead frame is affixed to a holding material 27 made of polyimide tape, and the semiconductor element 22 is fixed to the flat portion 21 of the lead frame with a fixing resin or a fixing tape 28. Thereafter, wire bonding is performed, and a plurality of chips, that is, semiconductor elements 22 are collectively molded with a molding resin 25 by a transfer molding method. Finally, exterior processing is performed, and the interposer is cut into one piece and completed.
- connection post protrudes from the surrounding pre-mold resin layer, for example, when solder balls are to be mounted on the post.
- solder balls due to a small shift in the mounting position, there is a possibility that the ball may drop off from the connection post, and there is a problem that the yield is lowered.
- a first photosensitive resin layer is provided on the first surface of the metal plate, and a second surface different from the first surface of the metal plate is provided. And developing the first photosensitive resin layer by selectively exposing the first photosensitive resin layer in accordance with the first pattern and developing the first photosensitive resin layer.
- the semiconductor according to the first aspect of the present invention It is a manufacturing method of a substrate for elements.
- a semiconductor element is mounted on a semiconductor element substrate obtained by the method for manufacturing a semiconductor element substrate according to any one of the first aspect of the present invention to the third aspect of the present invention.
- the semiconductor substrate is characterized in that the semiconductor element substrate and the semiconductor element are electrically connected by wire bonding.
- the height of the bottom surface of the connection land can be processed lower than the surrounding pre-mold resin.
- the pre-mold resin around the connection lands serves as a wall, and the solder balls can be mounted in a high yield without dropping the balls from the lands when the solder balls are mounted.
- each manufactured BGA is 10 mm square, and has an external connection part in an array shape in plan view of 168 pins.
- the BGA was multifaceted to the substrate and cut and cut after the following manufacturing steps to obtain individual BGA type semiconductor element substrates.
- a connection post 5 is formed on one surface side of the copper substrate 1 (the surface opposite to the surface on which the semiconductor element 10 is mounted, hereinafter referred to as the first surface side).
- a first resist pattern 3 is formed.
- a second resist pattern 7 for forming a wiring pattern is formed on the other surface side of the copper substrate 1 (the surface on which the semiconductor element 10 is mounted, hereinafter referred to as the second surface side). did.
- the semiconductor element 10 is mounted on the upper surface of the lead frame at the center of the substrate.
- a wire bonding land 4 is formed on the upper surface of the outer periphery of the lead frame near the outer periphery of the semiconductor element 10.
- the outer periphery of the semiconductor element 10 and the land 4 are connected by a thin gold wire 8.
- connection posts 5 for guiding an electrical signal from the upper wiring to the back surface are arranged, for example, in an array in plan view. Further, it is necessary to electrically connect some of the lands 4 to the connection posts 5. Therefore, the wiring patterns 6 respectively connected to some of the lands 4 are formed radially, for example, from the outer periphery of the substrate toward the center so as to be connected to the connection posts 5 (not shown).
- the first etching treatment is performed, As shown in FIG. 1D, the thickness of the copper substrate portion exposed from the resist pattern on the first surface side was reduced to 30 ⁇ m.
- the specific gravity of the ferric chloride solution was 1.38, and the liquid temperature was 50 ° C.
- the copper substrate 1 in the portion where the first resist pattern 3 for forming the connection post 5 is formed is not etched. Therefore, the connection post 5 existing through the front and back of the copper base material 1 can be formed.
- the copper substrate 1 at the site where the etching process is to be performed is not completely dissolved and removed by the etching process, but the etching process is terminated when the copper substrate 1 has a predetermined thickness. Etching is performed halfway.
- the resist pattern 3 was peeled off with a 20% aqueous sodium hydroxide solution, and the temperature of the peeling solution was 100 ° C.
- the use of a film-like resin as the premolding resin is effective in terms of simplifying the processing. Moreover, performing the press working in the vacuum chamber has an effect of eliminating voids generated in the resin, and can suppress generation of voids in the resin.
- the film-like resin was pressed, heating was performed at 180 ° C. for 60 minutes as post-baking. After the post-baking of the premold resin, as shown in FIG. 1G, the resin covering the first surface was removed by polishing until the bottom surface of the connection post was exposed.
- a buffol rotary polishing apparatus was used, and the bafrole count was equivalent to 800.
- half etching of the first surface was performed.
- a mixed solution of sulfuric acid and hydrogen peroxide was used, and the etching amount was calculated so that the height of the connection land was 10 ⁇ m lower than that before processing.
- the first surface was covered with a back sheet for protection, the second surface back sheet was removed, and then the second surface was etched.
- a ferric chloride solution was used, the specific gravity of the solution was 1.32 and the temperature of the solution was 50 ° C.
- the purpose of the etching is to form a wiring pattern on the second surface, and the copper exposed from the second resist pattern 7 on the second surface is dissolved and removed.
- the plating layer 12 can be formed on the lead frame by an electrolytic plating method.
- an electroless nickel / palladium / gold plating forming method that does not require a supply electrode is employed.
- the wire bonding lands 4 at predetermined portions of the electrical connection terminals of the semiconductor element 10 and the wiring pattern 6 are mounted. And wire bonding was performed using a gold thin wire 8. Thereafter, molding was performed so as to cover the lead frame and the semiconductor element 10. Subsequently, the imprinted semiconductor substrate was cut to obtain individual semiconductor substrates. Finally, as shown in FIG. 1K, after applying flux to the terminal portions of each semiconductor substrate, the solder balls 16 are mounted and reflow processing is performed to form solder bumps. Obtained.
- the manufacturing method and the semiconductor device for a semiconductor element substrate according to the present embodiment process the bottom surface of the connection land lower than the surrounding premold resin when manufacturing the semiconductor element substrate with a premold. can do.
- the resin around the connecting lands served as a wall, and the balls did not fall off the lands when the solder balls were mounted.
- solder balls can be mounted with high yield.
- the height of the bottom surface of the connection land can be processed lower than the surrounding pre-mold resin.
- the pre-mold resin around the connection lands serves as a wall, and the solder balls can be mounted in a high yield without dropping the balls from the lands when the solder balls are mounted.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
本願は、2009年3月30日に、日本に出願された特願2009-081784号に基づき優先権を主張し、その内容をここに援用する。
このインターポーザの一方の面に、半導体素子を実装し、他方の面もしくは基板の周辺でプリント基板との接続が成される。インターポーザは内部もしくは表面に金属リードフレームを有しており、リードフレームにより電気的接続経路を引き回して、プリント基板との接続を行う外部接続端子のピッチを拡張している。
図2Aに示すように、アルミニウムあるいは銅からなるリードフレームの中央部に半導体素子22を搭載するリードフレームの平坦部分21を設ける。リードフレームの外周部にピッチの広いリード23を配設する。リード23と半導体素子22の電気的接続用端子との接続には、金線などのメタルワイヤー24を使用したワイヤーボンディング法によって行われる。図2Bに示すように、最終的には全体をモールド用樹脂25でモールドして一体化する。
面積が狭く、端子数が多い半導体素子に対しては、配線層が一層のみのインターポーザでは、ピッチの変換が困難である。そのため、インターポーザの配線層を多層化し、積層する手法が通常、採用されている。
この方式によるインターポーザでは、外部接続端子のピッチは凡そ150~200μm程度まで微細化できるため、接続端子数を増やすことはできる。しかし、接合の信頼性や安定性は低下し、高い信頼性が要求される車載用などには向いていない。
上記のいずれのインターポーザも、半導体素子の小型化、多ピン化、高速化に対応して、インターポーザの半導体素子との接続部分のファインピッチ化及び高速信号対応が進んでいる。微細化の進展を考慮すると、インターポーザの端子部分のピッチは80~100μmが必要である。
上記の条件を考慮し、金属板の厚さとしては100~120μm程度が最低必要と云われている。その場合、金属板の両側からエッチングするとして、リードのピッチで120μm、リード線幅で60μm程度のファイン化が限界と云われている。
このようにして製造したリードフレーム状の半導体素子用基板においては、金属の厚さを、ファインエッチングが可能なレベルまで小さくしても、プリモールド樹脂が支持体となっているため、安定したエッチングが可能である。また超音波エネルギーの拡散が小さいため、ワイヤーボンディング性にも優れる。さらに、ポリイミドテープなどの保持材を使用しないため、それによるコストアップも抑えることができる。
このように厚さを制御して塗付する方法としては、例えば、シリンジ等を用いて、塗付面の底の一点あるいは複数点からプリモールド用樹脂を流し込み、それが塗布面全体までぬれ広がるのを待つことが挙げられる。この場合、プリモールド用樹脂は、接続用ポスト底面が露出している状態を保たねばならない関係上、プリモールド用樹脂の高さが、接続用ポスト底面に達する前に、プリモールド用樹脂の充填を終えられねばならない。その結果として、プリモールド用樹脂の高さは接続用ポストよりも低くなる。
次に、所望のパターンを有するパターン露光用フォトマスクを介して、両面からパターン露光し、その後1%水酸化ナトリウム溶液で現像処理を行った後に、水洗およびポストベークを行い、図1Cに示すように第1のレジストパターン3及び第2のレジストパターン7を得た。
尚、銅基板1の一方の面側(半導体素子10が搭載される面とは反対側の面であり、以下では第1の面側と記す)には、接続用ポスト5を形成するための第1のレジストパターン3を形成する。又、銅基板1の他方の面側(半導体素子10が搭載される面であり、以下では第2の面側と記す)には、配線パターンを形成するための第2のレジストパターン7を形成した。
また、ランド4のうち幾つかを、接続用ポスト5に電気的に接続させる必要がある。そのため、ランド4の幾つかと各々接続した配線パターン6を接続用ポスト5と接続するよう基板の外周から中心方向に向けて、例えば放射状に形成している(図示せず)。
上記プレス加工に際しては、真空加圧式ラミネート装置を用いた。プレス部の温度は100℃、真空チャンバー内の真空度は0.2torr、プレス時間は30秒にてフィルム状の熱可塑性樹脂のプレス加工を行った。
また、真空チャンバー内でのプレス加工を行うことは、樹脂内に生じた空隙を解消する効果があり、樹脂内のボイドの発生を抑えることができる。
プリモールド樹脂のポストベークの後には、図1Gに示すように、第1の面を覆っている樹脂を、接続用ポストの底面が露出するまで研磨除去した。装置としては、バフロール回転式研磨装置を用い、バフロールの番手は、800番相当を使用した。
リードフレームへのめっき層12の形成は、電解めっき法が適用可能である。しかし、電解めっき法では、めっき電流を供給するためのめっき電極の形成が必要になり、めっき電極を形成する分、配線領域が狭くなり、配線の引き回しが困難になる。そのため、本実施例では、供給用電極が不要な、無電解ニッケル/パラジウム/金めっき形成法を採用した。
最後に、図1Kに示すように、各々の半導体基板の端子部に、フラックスを塗布したのちに、半田ボール16を搭載し、リフロー処理することによって、半田バンプを形成し、所望の半導体装置を得た。
2 感光性レジスト
3 第1のレジストパターン
4 ワイヤーボンディング用ランド
5 接続用ポスト
6 配線パターン
7 第2のレジストパターン
8 金細線
10 半導体素子
11 プリモールド樹脂層
12 めっき層
13 固定用接着剤もしくは固定用テープ
16 半田ボール
21 リードフレームの平坦部分
22 半導体素子
23 リード
24 メタルワイヤー
25 プリモールド用樹脂
26 取り出し電極
27 保持材
28 固定用樹脂もしくは固定用テープ
29 リードフレームの裏面
Claims (5)
- 金属板の第1の面に第1の感光性樹脂層を設けることと、
前記金属板の前記第1の面とは異なる第2の面に第2の感光性樹脂層を設けることと、
前記第1の感光性樹脂層に第1のパターンに応じて選択的に露光を行い現像することにより、前記金属板の前記第1の面に、現像された前記第1の感光性樹脂層からなる、接続用ポスト形成用の第1のエッチング用マスクを形成することと、
前記第2の感光性樹脂層に第2のパターンに応じて選択的に露光を行い現像することにより、前記金属板の前記第2の面に、現像された前記第2の感光性樹脂層からなる、配線パターン形成用の第2のエッチング用マスクを形成することと、
前記第1のエッチング用マスク及び前記第2のエッチング用マスクの形成後に、前記第1の面から前記金属板の中途までエッチングを行うことにより前記接続用ポストを形成することと、
前記第1の面の前記接続用ポストの存在しない部分にプリモールド用樹脂を充填することと、
前記第1の面の前記接続用ポストを周囲の前記プリモールド用樹脂よりも高さが低くなるように加工することと、
前記第2の面のエッチングを行い前記配線パターンを形成することと、
を含む、半導体素子用基板の製造方法。 - 前記第1の面の前記接続用ポストの存在しない部分に前記プリモールド用樹脂を充填することは、
前記第1の面の全体を前記プリモールド用樹脂によって埋没させることと、
前記埋没させた後に、前記接続用ポストの底面が露出するように前記プリモールド用樹脂を厚さ方向に均一に除去することと、
を含む、請求項1に記載の半導体素子用基板の製造方法。 - 前記第1の面の前記接続用ポストを周囲の前記プリモールド樹脂よりも高さが低くなるように加工することは、ハーフエッチングにより行われる、請求項1又は2のいずれかに記載の半導体素子用基板の製造方法。
- 金属板の第1の面に接続用ポストを有し、
前記金属板の前記第1の面とは異なる第2の面に配線パターンを有し、
前記第1の面の前記接続用ポストの存在しない部分にプリモールド用樹脂が充填されている、半導体素子用基板であって、
前記第1の面の前記接続用ポストが周囲の前記プリモールド用樹脂よりも高さが低くなっている、半導体素子用基板。 - 請求項4に記載の半導体素子用基板に、半導体素子が実装され、
前記半導体素子用基板と前記半導体素子との間がワイヤーボンディングによって電気的に接続されている、半導体基板。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SG2011072105A SG175042A1 (en) | 2009-03-30 | 2010-03-17 | Method for manufacturing substrate for semiconductor element, and semiconductor device |
CN2010800142271A CN102365736A (zh) | 2009-03-30 | 2010-03-17 | 半导体元件用基板的制造方法及半导体器件 |
US13/249,702 US8466547B2 (en) | 2009-03-30 | 2011-09-30 | Method for manufacturing substrate for semiconductor element, and semiconductor device |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009-081784 | 2009-03-30 | ||
JP2009081784A JP2010238693A (ja) | 2009-03-30 | 2009-03-30 | 半導体素子用基板の製造方法および半導体装置 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/249,702 Continuation US8466547B2 (en) | 2009-03-30 | 2011-09-30 | Method for manufacturing substrate for semiconductor element, and semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2010116622A1 true WO2010116622A1 (ja) | 2010-10-14 |
Family
ID=42935922
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2010/001897 WO2010116622A1 (ja) | 2009-03-30 | 2010-03-17 | 半導体素子用基板の製造方法および半導体装置 |
Country Status (7)
Country | Link |
---|---|
US (1) | US8466547B2 (ja) |
JP (1) | JP2010238693A (ja) |
KR (1) | KR101609016B1 (ja) |
CN (1) | CN102365736A (ja) |
SG (1) | SG175042A1 (ja) |
TW (1) | TWI404188B (ja) |
WO (1) | WO2010116622A1 (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2015198533A1 (ja) * | 2014-06-24 | 2015-12-30 | 凸版印刷株式会社 | 樹脂付リードフレーム基板及びその製造方法 |
CN107256903A (zh) * | 2011-06-06 | 2017-10-17 | 帝斯曼知识产权资产管理有限公司 | 金属箔图案层叠体、金属箔层叠体、金属箔层叠基板、太阳能电池模块及其制造方法 |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012244063A (ja) * | 2011-05-23 | 2012-12-10 | Richtek Technology Corp | 集積回路チップパッケージおよびその製作方法 |
TWI455269B (zh) * | 2011-07-20 | 2014-10-01 | Chipmos Technologies Inc | 晶片封裝結構及其製作方法 |
JP5966275B2 (ja) * | 2011-08-10 | 2016-08-10 | 三菱マテリアル株式会社 | パワーモジュール用基板の製造方法 |
CN105280597A (zh) * | 2014-07-23 | 2016-01-27 | 华天科技(西安)有限公司 | 一种采用研磨工艺减小引线宽度的封装件及其制作工艺 |
DE102014111930A1 (de) * | 2014-08-20 | 2016-02-25 | Rupprecht Gabriel | Thermisch gut leitendes, elektrisch isolierendes Gehäuse mit elektronischen Bauelementen und Herstellverfahren |
CN104269359A (zh) * | 2014-09-05 | 2015-01-07 | 江苏长电科技股份有限公司 | 一种新型四面无引脚封装工艺方法 |
CN105720036A (zh) * | 2014-12-03 | 2016-06-29 | 恒劲科技股份有限公司 | 封装结构及其制法 |
JP6537144B2 (ja) * | 2016-03-16 | 2019-07-03 | 大口マテリアル株式会社 | 多列型リードフレーム及びその製造方法 |
CN111373849A (zh) * | 2017-11-16 | 2020-07-03 | 三菱瓦斯化学株式会社 | 带经图案化的金属箔的层叠体的制造方法和带经图案化的金属箔的层叠体 |
US11244881B2 (en) * | 2019-09-30 | 2022-02-08 | Texas Instruments Incorporated | Package terminal cavities |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09321173A (ja) * | 1996-05-27 | 1997-12-12 | Shinko Electric Ind Co Ltd | 半導体装置用パッケージ及び半導体装置とそれらの製造方法 |
Family Cites Families (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2833996B2 (ja) * | 1994-05-25 | 1998-12-09 | 日本電気株式会社 | フレキシブルフィルム及びこれを有する半導体装置 |
US5656550A (en) * | 1994-08-24 | 1997-08-12 | Fujitsu Limited | Method of producing a semicondutor device having a lead portion with outer connecting terminal |
JPH08288424A (ja) * | 1995-04-18 | 1996-11-01 | Nec Corp | 半導体装置 |
JP3191617B2 (ja) * | 1995-06-13 | 2001-07-23 | 日立電線株式会社 | リードフレーム及びこれを用いた半導体装置 |
US5847458A (en) * | 1996-05-21 | 1998-12-08 | Shinko Electric Industries Co., Ltd. | Semiconductor package and device having heads coupled with insulating material |
JPH10173003A (ja) * | 1996-12-13 | 1998-06-26 | Sharp Corp | 半導体装置とその製造方法およびフィルムキャリアテープとその製造方法 |
JP3642911B2 (ja) * | 1997-02-05 | 2005-04-27 | 大日本印刷株式会社 | リードフレーム部材とその製造方法 |
WO2001026147A1 (fr) * | 1999-10-04 | 2001-04-12 | Seiko Epson Corporation | Dispositif a semi-conducteur, son procede de fabrication, carte de circuit imprime et dispositif electronique |
JP3420153B2 (ja) * | 2000-01-24 | 2003-06-23 | Necエレクトロニクス株式会社 | 半導体装置及びその製造方法 |
JP3679687B2 (ja) * | 2000-06-08 | 2005-08-03 | 三洋電機株式会社 | 混成集積回路装置 |
US6414248B1 (en) * | 2000-10-04 | 2002-07-02 | Honeywell International Inc. | Compliant attachment interface |
JP2002289749A (ja) * | 2001-03-28 | 2002-10-04 | Hitachi Metals Ltd | 半導体素子搭載用配線板及びそれを用いた半導体素子搭載パッケージ |
JP3666591B2 (ja) * | 2002-02-01 | 2005-06-29 | 株式会社トッパンNecサーキットソリューションズ | 半導体チップ搭載用基板の製造方法 |
EP1489657A4 (en) * | 2002-02-06 | 2011-06-29 | Ibiden Co Ltd | SEMICONDUCTOR CHIP MOUNTING PLATE, METHOD FOR THE PRODUCTION THEREOF AND SEMICONDUCTOR MODULE |
JP4045143B2 (ja) * | 2002-02-18 | 2008-02-13 | テセラ・インターコネクト・マテリアルズ,インコーポレイテッド | 配線膜間接続用部材の製造方法及び多層配線基板の製造方法 |
SG111935A1 (en) * | 2002-03-04 | 2005-06-29 | Micron Technology Inc | Interposer configured to reduce the profiles of semiconductor device assemblies and packages including the same and methods |
US20040036170A1 (en) * | 2002-08-20 | 2004-02-26 | Lee Teck Kheng | Double bumping of flexible substrate for first and second level interconnects |
JP4094982B2 (ja) * | 2003-04-15 | 2008-06-04 | ハリマ化成株式会社 | はんだ析出方法およびはんだバンプ形成方法 |
CN100463125C (zh) * | 2003-06-25 | 2009-02-18 | 宇芯(毛里求斯)控股有限公司 | 用于半导体封装的再分布的引线框及其制作方法 |
JP2005191240A (ja) * | 2003-12-25 | 2005-07-14 | Renesas Technology Corp | 半導体装置及びその製造方法 |
JP4651359B2 (ja) * | 2004-10-29 | 2011-03-16 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
JP4819471B2 (ja) * | 2005-10-12 | 2011-11-24 | 日本電気株式会社 | 配線基板及び配線基板を用いた半導体装置並びにその製造方法 |
US7462939B2 (en) * | 2005-10-20 | 2008-12-09 | Honeywell International Inc. | Interposer for compliant interfacial coupling |
US7632708B2 (en) * | 2005-12-27 | 2009-12-15 | Tessera, Inc. | Microelectronic component with photo-imageable substrate |
CN100485917C (zh) * | 2006-08-22 | 2009-05-06 | 南茂科技股份有限公司 | 电镀于封胶内的无外引脚半导体封装构造的制造方法 |
US20100044850A1 (en) * | 2008-08-21 | 2010-02-25 | Advanced Semiconductor Engineering, Inc. | Advanced quad flat non-leaded package structure and manufacturing method thereof |
CN102224586B (zh) * | 2008-09-25 | 2013-12-11 | Lg伊诺特有限公司 | 多行引线框架和半导体封装的结构和制造方法 |
-
2009
- 2009-03-30 JP JP2009081784A patent/JP2010238693A/ja active Pending
-
2010
- 2010-03-17 WO PCT/JP2010/001897 patent/WO2010116622A1/ja active Application Filing
- 2010-03-17 KR KR1020117022638A patent/KR101609016B1/ko not_active IP Right Cessation
- 2010-03-17 CN CN2010800142271A patent/CN102365736A/zh active Pending
- 2010-03-17 SG SG2011072105A patent/SG175042A1/en unknown
- 2010-03-26 TW TW099109012A patent/TWI404188B/zh not_active IP Right Cessation
-
2011
- 2011-09-30 US US13/249,702 patent/US8466547B2/en not_active Expired - Fee Related
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09321173A (ja) * | 1996-05-27 | 1997-12-12 | Shinko Electric Ind Co Ltd | 半導体装置用パッケージ及び半導体装置とそれらの製造方法 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107256903A (zh) * | 2011-06-06 | 2017-10-17 | 帝斯曼知识产权资产管理有限公司 | 金属箔图案层叠体、金属箔层叠体、金属箔层叠基板、太阳能电池模块及其制造方法 |
WO2015198533A1 (ja) * | 2014-06-24 | 2015-12-30 | 凸版印刷株式会社 | 樹脂付リードフレーム基板及びその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
TWI404188B (zh) | 2013-08-01 |
KR101609016B1 (ko) | 2016-04-04 |
JP2010238693A (ja) | 2010-10-21 |
TW201044533A (en) | 2010-12-16 |
US8466547B2 (en) | 2013-06-18 |
KR20120005446A (ko) | 2012-01-16 |
US20120018860A1 (en) | 2012-01-26 |
CN102365736A (zh) | 2012-02-29 |
SG175042A1 (en) | 2011-11-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2010116622A1 (ja) | 半導体素子用基板の製造方法および半導体装置 | |
KR101615789B1 (ko) | 반도체 소자용 기판의 제조 방법 및 반도체 장치 | |
JP5629969B2 (ja) | リードフレーム型基板の製造方法と半導体装置の製造方法 | |
KR20110081813A (ko) | 리드 프레임 기판과 그 제조 방법 및 반도체 장치 | |
TW201021186A (en) | Lead frame board, method of forming the same, and semiconductor device | |
KR101648602B1 (ko) | 반도체 소자용 기판의 제조 방법 및 반도체 장치 | |
JP2009147117A (ja) | リードフレーム型基板の製造方法及び半導体基板 | |
KR101186879B1 (ko) | 리드 프레임 및 그 제조 방법 | |
KR100629887B1 (ko) | 금속 칩스케일 반도체패키지 및 그 제조방법 | |
KR101674536B1 (ko) | 리드프레임을 이용한 회로 기판의 제조 방법 | |
JP5521301B2 (ja) | リードフレーム型基板とその製造方法および半導体装置 | |
KR20130059580A (ko) | 반도체 패키지 및 그의 제조방법 | |
JP2017130522A (ja) | 樹脂付リードフレーム基板 | |
JP6589577B2 (ja) | 樹脂付リードフレーム基板の製造方法 | |
KR101197777B1 (ko) | 리드 프레임 및 그 제조 방법 | |
KR101047874B1 (ko) | 리드프레임 및 반도체 패키지 및 그의 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 201080014227.1 Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 10761330 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 20117022638 Country of ref document: KR Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 10761330 Country of ref document: EP Kind code of ref document: A1 |