WO2004010440A1 - チップ抵抗器およびその製造方法 - Google Patents
チップ抵抗器およびその製造方法 Download PDFInfo
- Publication number
- WO2004010440A1 WO2004010440A1 PCT/JP2003/009292 JP0309292W WO2004010440A1 WO 2004010440 A1 WO2004010440 A1 WO 2004010440A1 JP 0309292 W JP0309292 W JP 0309292W WO 2004010440 A1 WO2004010440 A1 WO 2004010440A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- resistor
- plate
- electrodes
- chip
- insulating layer
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
- H01C7/003—Thick film resistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C7/00—Non-adjustable resistors formed as one or more layers or coatings; Non-adjustable resistors made from powdered conducting material or powdered semi-conducting material with or without insulating material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C1/00—Details
- H01C1/14—Terminals or tapping points or electrodes specially adapted for resistors; Arrangements of terminals or tapping points or electrodes on resistors
- H01C1/144—Terminals or tapping points or electrodes specially adapted for resistors; Arrangements of terminals or tapping points or electrodes on resistors the terminals or tapping points being welded or soldered
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C17/00—Apparatus or processes specially adapted for manufacturing resistors
- H01C17/006—Apparatus or processes specially adapted for manufacturing resistors adapted for manufacturing resistor chips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C17/00—Apparatus or processes specially adapted for manufacturing resistors
- H01C17/02—Apparatus or processes specially adapted for manufacturing resistors adapted for manufacturing resistors with envelope or housing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01C—RESISTORS
- H01C17/00—Apparatus or processes specially adapted for manufacturing resistors
- H01C17/28—Apparatus or processes specially adapted for manufacturing resistors adapted for applying terminals
- H01C17/281—Apparatus or processes specially adapted for manufacturing resistors adapted for applying terminals by thick film techniques
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3442—Leadless components having edge contacts, e.g. leadless chip capacitors, chip carriers
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49082—Resistor making
- Y10T29/49099—Coating resistive material on a base
Definitions
- the present invention relates to a chip resistor and a method for manufacturing the same.
- FIG. 26 of the present application is a schematic diagram of the resistor (indicated by the symbol B) disclosed in the publication.
- the chip resistor B has a metal rectangular resistor 90 and a pair of electrodes 91 formed on the lower surface of the antibody 90. The two electrodes 91 are separated by a distance s5. On each electrode 91, a solder layer 92 is laminated.
- the chip resistor B is manufactured by the method shown in FIGS. 27A to 27E.
- the upper metal plate 94 has a relatively higher electric resistance than the lower metal plate 95.
- the lower metal plate 95 is made of, for example, copper, and has a small electric resistance.
- a part of the lower metal plate 95 is cut by machining to form a void 93 (FIG. 27C).
- a solder layer 96 is formed on the remaining portion of the metal plate 95 (FIG. 27D).
- the chip resistor B is obtained by cutting the metal plate 94 (and the related members 95, 96).
- the electrode 91 of the chip resistor B (FIG. 26) is formed by mechanically cutting the lower metal plate 95 (FIGS. 27B and 27C). 0 )
- the cutting depth for the metal plate 95 must be at least the same as the thickness of the metal plate 95.
- the upper metal plate 94 When the cutting depth exceeds the thickness of the metal plate 95, the upper metal plate 94 is partially cut off, and the resistance value fluctuates. Also, in the method by mechanical cutting, It is difficult to set the distance s5 between the two electrodes 91 to a desired value, and usually some error occurs.
- an object of the present invention is to provide a chip resistor which is easier to produce than before and does not need to adjust the resistance value.
- Another object of the present invention is to provide a method for manufacturing such a chip resistor.
- a chip resistor provided by the first aspect of the present invention includes: a resistor having a flat surface; an insulating layer provided on the flat surface; and a plurality of electrodes provided on the flat surface. ing. The plurality of electrodes are in contact with the insulating layer, and the plurality of electrodes are separated from each other via the insulating layer.
- the insulating layer is formed by thick film printing of a resin material.
- the resistor has another surface located at a position opposite to the flat surface, and an overcoat layer having electrical insulation is formed on the other surface.
- the overcoat layer and the insulating layer are made of the same material.
- the electrode is formed so as to be thicker than the insulating layer.
- a solder layer is formed on the electrode.
- a method of manufacturing a chip resistor includes the steps of: forming an insulating pattern on a plate having electrical resistance; forming an electrical conductor on the plate so as to contact the insulating pattern; and connecting the plate to a plurality of chips. Dividing into. Each of the plurality of chips carries at least a part of the insulating pattern and at least a part of the conductor.
- the plate is a flat metal plate having a uniform thickness.
- the insulating pattern is formed by thick film printing.
- the conductor is formed by plating.
- the manufacturing method of the present invention further includes a step of forming an electrically insulating overcoat layer on the plate before dividing the plate.
- the plate is divided by blanking using the same punching die.
- a chip resistor provided by a third aspect of the present invention includes: a chip-shaped resistor having an upper surface and a back surface separated from each other in a thickness direction; a plurality of electrodes provided on the resistor; An insulating layer formed on at least one of the upper surface and the rear surface of the body, and positioned between the plurality of electrodes.
- the resistor has a plurality of upright surfaces extending in the thickness direction. Each of the electrodes is provided on a corresponding one of the upright surfaces.
- a plurality of recesses defined by the upright surface are formed in the resistor.
- the plurality of recesses are filled with the plurality of electrodes.
- the resistor has a plurality of through holes defined by the upright surface.
- the plurality of through holes are filled with the plurality of electrodes.
- the plurality of electrodes protrude beyond the insulating layer by extending in the thickness direction.
- a solder layer is formed on each of the plurality of electrodes.
- a method of manufacturing a chip resistor includes a step of forming an insulating layer on a plate having electrical resistance, a step of forming a plurality of through holes in the plate, and forming a conductor in each of the plurality of through holes by plating. And dividing the plate into a plurality of chips.
- the step of dividing the plate is performed in such a manner that the plurality of through holes are divided.
- the formation of the plurality of through holes is performed by punching.
- FIG. 1 is a perspective view showing a chip resistor according to a first embodiment of the present invention.
- FIG. 2 is a cross-sectional view taken along line F2-F2 in FIG.
- FIG. 3 is a partially enlarged view of the resistor shown in FIG.
- 4A to 6 are diagrams for explaining a method of manufacturing the chip resistor according to the first embodiment.
- FIG. 7A and 7B show a chip resistor according to a second embodiment of the present invention.
- FIG. 7C shows a plate used for manufacturing the chip resistor of the second embodiment.
- 8A and 8B show a chip resistor according to a third embodiment of the present invention.
- FIG. 8C shows a plate used for manufacturing the chip resistor of the third embodiment.
- 9A to 9B are diagrams showing an example of the chip resistor of the present invention having four electrodes.
- FIG. 9C shows a plate used to make the chip resistor shown in FIGS. 9A-9B.
- 10A to 10B are diagrams showing another example of the chip resistor of the present invention having four electrodes.
- FIG. 10C shows a plate used for manufacturing the chip resistor shown in FIGS. 10A to 10B.
- 11A to 1IB are diagrams showing another example of the chip resistor of the present invention having four electrodes.
- FIG. 11C shows a plate used for manufacturing the chip resistor shown in FIGS. 11A to 11B.
- Figures 12 to 16B show a chip resistor according to a fourth embodiment of the present invention.
- 17A to 18 are diagrams illustrating a method of manufacturing the chip resistor shown in FIG.
- 19A to 25E are diagrams illustrating a modified example of the present invention.
- FIG. 26 is a perspective view showing a conventional chip resistor.
- FIGS. 27A to 27E show a method of manufacturing the above-described conventional resistor.
- the chip resistor A has a resistor 1, an overcoat layer 2, a pair of electrodes 3, and an insulating spacer 4.
- the resistor 1 is a rectangular chip made of metal. As can be seen from FIG. 2, antibody 1 has a constant thickness.
- the resistor 1 is made of, for example, a Cu—Mn alloy, a Ni—Cu alloy, a Ni—Cr alloy, or the like. Alternatively, a non-metallic material can be used for forming the resistor 1.
- the overcoat layer 2 has electrical insulation properties and is provided so as to cover the upper surface 10 a of the resistor 1.
- the overcoat layer 2 can be formed by thick-film printing of an epoxy resin.
- the pair of electrodes 3 are provided on the back surface 10 b of the resistor 1 and are separated from each other by a predetermined distance s 1.
- the electrode 3 can be formed by applying a copper plating to the resistor 1.
- a solder layer 39 is formed on the lower surface of each electrode 3.
- the spacer 4 is provided between the pair of electrodes 3. As shown in FIG. 2, the spacer 4 has end faces 40 separated by the distance s1. Each end face 40 is in close contact with one corresponding electrode 3.
- the spacer 4 can be formed using the same electrical insulating material and the same technique as the overcoat layer 2.
- the solder layer 39 is drawn as completely separated from the spacer 4 for simplification of the drawing.
- the solder layer 39 extends so as to be in contact with the lower surface of the spacer 4 (see reference numeral nl).
- the spacer 4 is made of an electrically insulating material. Therefore, the resistance between the two electrodes 3 does not deviate from a desired value due to the contact between the solder layer 39 and the spacer 4.
- the thickness t 1 of each electrode 3 is larger than the thickness t 2 of the spacer 4. Therefore, the total thickness t 3 of the electrode 3 and the solder layer 39 is also larger than the thickness t 2 of the spacer 4.
- the thickness t1 is about 30 ⁇ m
- the thickness is about 20 m
- the thickness t3 is about 35 ⁇ m (that is, the thickness of the solder layer 39 is about 5 m). is there.
- the thickness of the overcoat layer 2 is about 2011, as in the spacer 4.
- the thickness of the resistor 1 is about 0.1 mm to 1 mm, and the vertical and horizontal dimensions are about 2 mm to 7 mm, respectively.
- the resistance value of the chip resistor A is, for example, about 0.5 ⁇ to 5 ⁇ .
- a metal plate 1A having a uniform thickness is prepared.
- the size of the plate 1A is large enough to obtain a plurality of rectangular resistors (corresponding to the resistor 1 described above).
- the plate 1A has a flat top surface 10a and a flat back surface (10b in FIG. 4C).
- a coat layer 2A is formed on the upper surface 10a of the plate 1A.
- the coat layer 2A can be formed by printing a thick resin film. A process of giving a predetermined mark to the formed coat layer 2A may be performed.
- a plurality of partition portions 4A extending in parallel with each other are formed on the back surface 10b of the plate 1A.
- These partition portions 4A can be formed by thick-film printing of the same resin material used for forming the coat layer 2A. According to the thick film printing, each partition 4A can be accurately formed to a desired size. Further, each partition 4A can be accurately arranged at a desired position.
- a conductive layer 3A is formed in a region between the partition portions 4A. After that, a solder layer 39A is formed on each conductive layer 3A.
- the conductive layer 3A is formed by, for example, copper plating. According to the plating process, it is possible to prevent a gap from being formed between the formed conductive layer 3A and the partition 4A.
- the formation of the solder layer 39 is also performed by plating.
- FIG. 4E multiple units (chip resistor A) are obtained by blanking plate 1A.
- the rectangular area to be punched is indicated by a dashed line in FIG.
- One punching target area is arranged at a minute interval s2 from another adjacent area.
- the chip resistor A manufactured by the above method is surface-mounted on a printed wiring board or the like using, for example, a solder reflow technique. As described above, the solder layer 39 and the electrode 3 protrude below the lower surface of the spacer 4 (see FIG. 2 or FIG. 3). Therefore, the resistor A can be mounted properly.
- the upper surface 10 a of the resistor 1 is covered with the overcoat layer 2. With this configuration, It is possible to prevent the resistor 1 from electrically conducting with other conductive members unexpectedly.
- the conductive layer 3A (corresponding to the electrode 3) is formed after the partition 4A (corresponding to the spacer 4) is formed (FIGS. 4C and 4D).
- the separation distance between the adjacent partitions 4A (corresponding to s1 in FIG. 2) can be accurately defined by thick film printing of a resin material.
- the pair of electrodes 3 is accurately separated by a desired value.
- the plate 1A resistor 1
- the chip resistor A of the present invention does not require trimming for adjusting the resistance value.
- the division into individual resistors is the force S realized by blanking the plate 1A
- the present invention is not limited to this.
- the plate 1A may be divided using a shearing machine or a rotary cutter.
- plate 1A is cut along cutting lines L1 and L2 shown in FIG. 7A to 7C are diagrams illustrating a second embodiment of the present invention.
- the chip resistor Aa of the second embodiment (FIGS. 7A and 7B) has basically the same configuration as the resistor A of the first embodiment (see FIG. 2).
- the arrangement of the electrodes (and thus the arrangement of the pair of electrodes 3) is different.
- FIGS. 7A and 7B three spacers 4 a to 4 c are provided on the back surface of the resistor 1 at intervals.
- One electrode 3 is provided between the spacers 4a and 4b, and the other electrode 3 is provided between the spacers 4a and 4c.
- a solder layer 39 is formed on each electrode 3.
- the plate 1A When manufacturing the chip resistor Aa, use the plate 1A shown in FIG. 7C.
- the plate 1A has a plurality of partitions 4A extending in parallel with each other.
- a conductive layer 3A and a solder layer 39A are provided between these partition portions 4A (similar to the first embodiment, after the formation of the partition portions 4A, the conductive layer 3A).
- a and a solder layer 39 A are formed).
- the plate 1A is cut along the dashed line in the figure and divided into a plurality of individual chips. Instead of such a cut, blanking for plate 1A may be performed.
- FIGS. 8A to 8C are diagrams illustrating a third embodiment of the present invention.
- the spacer 4 is formed in a cross shape.
- the resistor Ab has four electrodes 3. On each electrode 3, a solder layer 39 is formed.
- the chip resistor Ab is obtained by cutting the plate 1A shown in FIG. 8C along the dashed line. On the plate 1A, a mesh-shaped partition part 4A, a conductive layer 3A and a solder layer 39A are formed.
- the chip resistor Ab can be used, for example, for measuring a current value of a current flowing in a certain electric circuit. Specifically, two of the four electrodes 3 are used to connect the chip resistor Ab in series with the electric circuit to be measured. The remaining two electrodes 3 are connected to a voltmeter. The resistance value of the chip resistor Ab is known. Therefore, the current value for the electric circuit can be calculated based on the voltage value indicated by the voltmeter (Ohm's law).
- FIGS. 9A-9C, 10A-10C and 11A-: 11C show another example of a chip resistor having four electrodes.
- two electrodes 3a form a pair and the remaining two electrodes 3b form another pair.
- the distance between the electrodes 3a is s3, and the distance between the electrodes 3b is s4.
- the distance s3 is greater than the distance s4.
- the distance s3 is smaller than the distance s4.
- distance s3 is equal to distance s4.
- Plates 1A used to make these three types of chip resistors are shown in Figures 9C, 10C and 11C, respectively.
- Reference numeral 4A indicates a resin partition. Plate 1A is cut along a predetermined cutting line (dashed line).
- FIGS. 12 to 14 show a chip resistor according to a fourth embodiment of the present invention (indicated by the reference character Ac).
- the chip resistor A c is composed of the resistor 1 ′, the insulating layer 2, (2 a ′, 2 b), and a pair of electrodes.
- the resistor 1 ′ has a uniform thickness and is made of a metal material such as a Cu—Mn alloy, a Ni—Cu alloy, and a Ni—Cr alloy. Alternatively, the resistor 1 ′ may be made of non-metal. As shown in FIG. 12, the resistor 1 ′ has two recesses 11 ′ separated by a predetermined distance s 1 ′.
- the insulating layer 2 ' covers the upper surface 10a' or the lower surface 10b of the resistor 1 '.
- Insulating layer 2 ' is made of, for example, an epoxy resin.
- Each of the electrodes 3 is formed on a plurality of surfaces 11 a ′ that define the recesses 11 ′ of the resistor 1 ′. Therefore, the distance (shortest distance) between these electrodes 3 ′ ⁇ is determined by the distance between the recesses 1 1 1 (more strictly, of the plurality of surfaces 11 1 a ′ that define each recess 1 1 ′, The surface closest to the center of 1 la "is the distance between si), which is equal to si '. This distance si' is changed as appropriate according to the magnitude of the target resistance value. Thickness and width of resistor 1 ' In the chip resistor Ac, the resistance value between the two electrodes 3 'is, for example, in the range of 1 ⁇ to 10 ⁇ .
- each electrode 3 ' On each electrode 3 ', a solder layer 39' is formed so as to overlap.
- the upper and lower edges of each electrode 3 ′ are flush with the outer surfaces of the insulating layers 2 a ′ and 2 b ′ (see FIG. 13). Force The present invention is not limited to this.
- the upper edge of each electrode 3 ′ projects upward beyond the outer surface of the insulating layer 2 a ′, and the lower edge of the electrode 3 ′ projects on the outer surface of the insulating layer 2 b ′. It may be configured to protrude downward beyond it.
- the amount of vertical protrusion of the electrode 3 ' is represented by reference numeral s3'.
- Such a configuration can be realized by forming the electrodes 3 and 3 by plating.
- the electrode 3' when the thickness of the electrode 3 'is relatively small, the electrode 3' is formed only on the side surface 11a 'of the resistor 1. During the plating process, as the thickness of the electrode 3 'gradually increases, the electrode 3' also grows in the direction of arrow N1. As a result, as shown in FIG. 16B, the electrode 3 ′ extends upward or downward beyond the insulating layer 2 a ′ or 2 b ′.
- the solder layer 39 ′ can also be formed by plating, similarly to the electrode 3 ′.
- a metal plate 1A ' having a uniform thickness is prepared.
- Plate 1A ' is large enough to provide a plurality of resistors 1'.
- an insulating layer 2A ' is formed on each of the upper surface 10a' and the lower surface 10b 'of the plate 1A'. Insulating layer 2A ', the coated tree fat material top 1 0 a, and the rear surface 1 0 b 5 (by for example the spin coating method) can be formed by.
- a plurality of rectangular through holes 11A ' are formed in the plate 1A' and the insulating layer 2A '.
- These through holes 11A ' Can be formed by punching so as to be arranged in a matrix with a space therebetween.
- the distance between adjacent through-holes 11A ' is the same as the above-described interelectrode dimension si' (see FIG. 12).
- a conductive layer 3A ′ is formed on the inner wall surface of each through hole 11A ′ by, for example, copper plating. Thereafter, a solder layer (not shown) is formed on each conductive layer 3A 'by a sticking process.
- a plurality of chips (antibody 1) can be obtained from plate 1A '.
- a single punching die (not shown) is used. Thereby, the obtained chips can be made the same size.
- a rectangular area where the punching die acts is indicated by a dashed line.
- the chip resistor Ac is surface-mounted on a desired mounting object (for example, a printed wiring board) by using, for example, a solder reflow technique.
- a desired mounting object for example, a printed wiring board
- the lower edges of the solder layer 39 and the electrode 3 ′ are flush with the surface of the insulating layer 2 b ′, or protrude downward.
- the electrode 3 ′ is formed on a plurality of surfaces 11 a ′, the electrode 3 ′ is compared with a case where the electrode 3 ′ is formed only on one of the surfaces 11 a ′.
- the area of the lower end of 3 ' is large. With these configurations, the resistor Ac can be appropriately soldered to the printed circuit board.
- the upper surface 10a 'and the lower surface 10b' of the resistor 1 ' are covered with an insulating layer 2'. For this reason, occurrence of unreasonable electrical continuity between the resistor 1 'and another member or device is avoided.
- the electrode 3 ′ can be formed without unduly changing the resistance value of the resistor 1 ′. Therefore, it is not necessary to perform trimming for adjusting the resistance value of the resistor Ac, and the manufacturing cost can be reduced accordingly.
- the plate 1A ' was divided by blanking.
- the plate 1A may be cut along a cutting line L1 ', L2, shown in Fig. 18 using a shearing machine or a rotary cutter.
- each recess 11 ′ may have a semicircular wall surface.
- Reference numeral 11A ' indicates a through hole formed in the plate 1A'.
- Each through-hole 11A ' has two semicircular wall surfaces that are separated from each other.
- Reference numeral 3A ' indicates a conductive layer formed in the through hole 11A'.
- the resistors shown in FIGS. 20A and 20B are substantially the same as the chip resistor A c (FIGS. 12 and 13), except that a rectangular through hole 1 2 ′ is provided instead of the concave portion 1 1 ′. The only difference is that the resistor 1 ′ is formed. An electrode 3 'is formed on the inner wall surface 12a' of each through hole 12 '. Such a chip resistor can be obtained by cutting the plate 1A 'shown in FIG. 20C along the dashed line.
- FIG. 21A In the chip resistor shown in FIG. 21A, four turns 11 ′ are formed in a resistor 1 ′. An electrode 3 is formed in each recess 1 1 ′. Such a chip resistor can be obtained by cutting the plate 1A, shown in FIG. 21B, along the alternate long and short dash line.
- Reference numeral 11A ' indicates a through hole having a rectangular cross section.
- a conductive layer 3A ' is formed in each through hole 11A'. Since the resistor in Fig. 21A has four electrodes, it can be used for current detection in an electric circuit, like the chip resistor Ab (see Figs. 8A and 8B).
- the chip resistor shown in FIG. 22A has arc-shaped electrodes 3 'provided at positions 13' corresponding to four corners of a rectangle. Such a chip resistor is obtained by cutting the plate 1A 'shown in FIG. 22B along the dashed line.
- Reference numeral 11A ' indicates a through hole having a circular cross section.
- each electrode 3 ′ is formed so as to fill the recess 11 ′ or the through hole 12 ′ of the resistor 1 ′.
- an electrode 3 ′ provided at each corner 13 ′ and a resistor 1 ′ are integrated into a complete rectangular shape.
- the configurations shown in FIGS. 23A to 23D can be realized by increasing the thickness of the metal film formed by the plating process. According to the above configuration, the connection region of the electrode 3 'can be made large. As a result, it is possible to increase the bonding strength of the solder to the electrode 3 'or to reduce the electric resistance of the electrode 3' itself. it can. ''''
- each cutout 14 ′ is filled with a resin material 20 ′. This resin material is the same material as the insulating layer 2 '.
- the resistors of FIGS. 24A and 24B can be manufactured as follows. First, as shown in FIG. 25A, a plurality of through holes 14A 'are formed in the plate 1A by punching. Next, as shown in FIG. 25B, a resin is applied to both the front and back surfaces of the plate 1A ′ to form an insulating layer 2 ′. At this time, a resin is filled in each through hole 14A '. Thereafter, as shown in FIGS. 25C and 25D, a through hole 11A 'is formed in the plate 1A', and a conductive layer 3A 'is formed in each through hole 11A'. Finally, as shown in Fig. 25E, cut the plate 1A 'along the cutting line (dashed line).
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Apparatuses And Processes For Manufacturing Resistors (AREA)
- Non-Adjustable Resistors (AREA)
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002215746A JP3860515B2 (ja) | 2002-07-24 | 2002-07-24 | チップ抵抗器 |
CN038174731A CN1672222B (zh) | 2002-07-24 | 2003-07-22 | 芯片电阻器及其制造方法 |
KR1020057001218A KR100764617B1 (ko) | 2002-07-24 | 2003-07-22 | 칩 저항기 및 그 제조 방법 |
US10/521,908 US7330099B2 (en) | 2002-07-24 | 2003-07-22 | Chip resistor and manufacturing method therefor |
US12/002,751 US7755468B2 (en) | 2002-07-24 | 2007-12-18 | Chip resistor and manufacturing method therefor |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002215746A JP3860515B2 (ja) | 2002-07-24 | 2002-07-24 | チップ抵抗器 |
JP2002-215746 | 2002-07-24 | ||
JP2002-215747 | 2002-07-24 | ||
JP2002215747A JP3930390B2 (ja) | 2002-07-24 | 2002-07-24 | チップ抵抗器の製造方法 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/002,751 Division US7755468B2 (en) | 2002-07-24 | 2007-12-18 | Chip resistor and manufacturing method therefor |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2004010440A1 true WO2004010440A1 (ja) | 2004-01-29 |
Family
ID=30772251
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2003/009292 WO2004010440A1 (ja) | 2002-07-24 | 2003-07-22 | チップ抵抗器およびその製造方法 |
Country Status (5)
Country | Link |
---|---|
US (2) | US7330099B2 (ja) |
JP (1) | JP3860515B2 (ja) |
KR (1) | KR100764617B1 (ja) |
CN (1) | CN1672222B (ja) |
WO (1) | WO2004010440A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100857961B1 (ko) * | 2004-03-24 | 2008-09-09 | 로무 가부시키가이샤 | 칩 저항기 및 그 제조 방법 |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4537465B2 (ja) * | 2008-02-18 | 2010-09-01 | 釜屋電機株式会社 | 抵抗金属板低抵抗チップ抵抗器の製造方法 |
JP5464829B2 (ja) * | 2008-04-28 | 2014-04-09 | ローム株式会社 | チップ抵抗器およびその製造方法 |
US8242878B2 (en) | 2008-09-05 | 2012-08-14 | Vishay Dale Electronics, Inc. | Resistor and method for making same |
KR101112567B1 (ko) * | 2009-03-25 | 2012-02-16 | 한국생산기술연구원 | 전자패키지 기판 내에 워피지 감지소자의 형성방법 및 워피지 감지소자를 구비한 전자패키지 기판 |
WO2014171087A1 (ja) | 2013-04-18 | 2014-10-23 | パナソニック株式会社 | 抵抗器とその製造方法 |
JP6262458B2 (ja) | 2013-07-17 | 2018-01-17 | ローム株式会社 | チップ抵抗器、チップ抵抗器の実装構造 |
CN105453192B (zh) * | 2013-08-07 | 2018-05-18 | 松下知识产权经营株式会社 | 电阻器及其制造方法 |
CN104376938B (zh) * | 2013-08-13 | 2018-03-13 | 乾坤科技股份有限公司 | 电阻装置 |
JP6258116B2 (ja) * | 2014-04-25 | 2018-01-10 | Koa株式会社 | 抵抗器の製造方法 |
US10083781B2 (en) | 2015-10-30 | 2018-09-25 | Vishay Dale Electronics, Llc | Surface mount resistors and methods of manufacturing same |
RU2636654C2 (ru) * | 2015-11-26 | 2017-11-27 | Акционерное общество "Концерн радиостроения "Вега" | Способ изготовления резистора на кристаллической или поликристаллической подложке |
RU2645810C1 (ru) * | 2016-10-18 | 2018-03-01 | Акционерное общество "Омский научно-исследовательский институт приборостроения" (АО "ОНИИП") | Способ изготовления тонкопленочного чип резистивного высокочастотного аттенюатора |
KR20180057831A (ko) | 2016-11-23 | 2018-05-31 | 삼성전기주식회사 | 저항 소자 |
US10438730B2 (en) * | 2017-10-31 | 2019-10-08 | Cyntec Co., Ltd. | Current sensing resistor and fabrication method thereof |
JP7113202B2 (ja) * | 2017-11-07 | 2022-08-05 | パナソニックIpマネジメント株式会社 | チップ抵抗器およびその製造方法 |
US10438729B2 (en) | 2017-11-10 | 2019-10-08 | Vishay Dale Electronics, Llc | Resistor with upper surface heat dissipation |
JP6573956B2 (ja) * | 2017-12-12 | 2019-09-11 | Koa株式会社 | 抵抗器の製造方法 |
CN111739703B (zh) * | 2020-07-07 | 2022-10-21 | 钧崴电子科技股份有限公司 | 金属块贴片电阻器及制作方法、集成电路 |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5473260A (en) * | 1977-11-24 | 1979-06-12 | Tdk Electronics Co Ltd | Chipplike resistor parts and their preparation |
JPS6049611A (ja) * | 1983-08-27 | 1985-03-18 | コーア株式会社 | チツプ状ソリツド抵抗器の製造方法 |
JPH06215908A (ja) * | 1992-11-30 | 1994-08-05 | Mitsubishi Materials Corp | チップ型サーミスタ及びその製造方法 |
JPH0729704A (ja) * | 1993-07-09 | 1995-01-31 | Mitsubishi Materials Corp | チップ型サーミスタ及びその製造方法 |
JPH11260601A (ja) * | 1998-03-12 | 1999-09-24 | Hokuriku Electric Ind Co Ltd | チップ電子部品とその製造方法 |
US6261927B1 (en) * | 1999-04-30 | 2001-07-17 | International Business Machines Corporation | Method of forming defect-free ceramic structures using thermally depolymerizable surface layer |
JP2002057009A (ja) * | 2000-08-07 | 2002-02-22 | Koa Corp | 抵抗器の製造方法および抵抗器 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR880001472A (ko) * | 1986-07-24 | 1988-04-23 | 정영철 | 차량충돌 완충범퍼 |
JPH05225892A (ja) * | 1992-02-18 | 1993-09-03 | Rohm Co Ltd | チップ形過電流保護素子 |
US5852397A (en) * | 1992-07-09 | 1998-12-22 | Raychem Corporation | Electrical devices |
JP3190120B2 (ja) | 1992-07-15 | 2001-07-23 | コーア株式会社 | 計測用抵抗器およびその製造方法 |
JP3358070B2 (ja) * | 1993-11-17 | 2002-12-16 | ローム株式会社 | チップ抵抗器およびその抵抗値調整方法 |
KR100326778B1 (ko) * | 1996-12-26 | 2002-03-12 | 모리시타 요이찌 | Ptc 서미스터 및 그 제조 방법 |
JP3758331B2 (ja) | 1997-09-18 | 2006-03-22 | 富士電機デバイステクノロジー株式会社 | 半導体装置用のシャント抵抗素子およびその実装方法並びに半導体装置 |
US6172591B1 (en) * | 1998-03-05 | 2001-01-09 | Bourns, Inc. | Multilayer conductive polymer device and method of manufacturing same |
US6854176B2 (en) * | 1999-09-14 | 2005-02-15 | Tyco Electronics Corporation | Process for manufacturing a composite polymeric circuit protection device |
JP2002184601A (ja) | 2000-12-14 | 2002-06-28 | Koa Corp | 抵抗器 |
-
2002
- 2002-07-24 JP JP2002215746A patent/JP3860515B2/ja not_active Expired - Fee Related
-
2003
- 2003-07-22 WO PCT/JP2003/009292 patent/WO2004010440A1/ja active Application Filing
- 2003-07-22 KR KR1020057001218A patent/KR100764617B1/ko active IP Right Grant
- 2003-07-22 US US10/521,908 patent/US7330099B2/en not_active Expired - Lifetime
- 2003-07-22 CN CN038174731A patent/CN1672222B/zh not_active Expired - Fee Related
-
2007
- 2007-12-18 US US12/002,751 patent/US7755468B2/en active Active
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5473260A (en) * | 1977-11-24 | 1979-06-12 | Tdk Electronics Co Ltd | Chipplike resistor parts and their preparation |
JPS6049611A (ja) * | 1983-08-27 | 1985-03-18 | コーア株式会社 | チツプ状ソリツド抵抗器の製造方法 |
JPH06215908A (ja) * | 1992-11-30 | 1994-08-05 | Mitsubishi Materials Corp | チップ型サーミスタ及びその製造方法 |
JPH0729704A (ja) * | 1993-07-09 | 1995-01-31 | Mitsubishi Materials Corp | チップ型サーミスタ及びその製造方法 |
JPH11260601A (ja) * | 1998-03-12 | 1999-09-24 | Hokuriku Electric Ind Co Ltd | チップ電子部品とその製造方法 |
US6261927B1 (en) * | 1999-04-30 | 2001-07-17 | International Business Machines Corporation | Method of forming defect-free ceramic structures using thermally depolymerizable surface layer |
JP2002057009A (ja) * | 2000-08-07 | 2002-02-22 | Koa Corp | 抵抗器の製造方法および抵抗器 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100857961B1 (ko) * | 2004-03-24 | 2008-09-09 | 로무 가부시키가이샤 | 칩 저항기 및 그 제조 방법 |
US7667568B2 (en) | 2004-03-24 | 2010-02-23 | Rohm Co., Ltd. | Chip resistor and manufacturing method thereof |
US8081059B2 (en) | 2004-03-24 | 2011-12-20 | Rohm Co., Ltd. | Chip resistor and manufacturing method thereof |
Also Published As
Publication number | Publication date |
---|---|
KR20050021557A (ko) | 2005-03-07 |
US20080272879A1 (en) | 2008-11-06 |
US7330099B2 (en) | 2008-02-12 |
JP2004063502A (ja) | 2004-02-26 |
US7755468B2 (en) | 2010-07-13 |
CN1672222B (zh) | 2010-05-05 |
US20050266615A1 (en) | 2005-12-01 |
JP3860515B2 (ja) | 2006-12-20 |
KR100764617B1 (ko) | 2007-10-08 |
CN1672222A (zh) | 2005-09-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7755468B2 (en) | Chip resistor and manufacturing method therefor | |
US7378937B2 (en) | Chip resistor and method of making the same | |
US7667568B2 (en) | Chip resistor and manufacturing method thereof | |
JPH07192902A (ja) | Smd構造の抵抗器、その製造方法及びこの抵抗器を取り付けたプリント回路板 | |
KR100730850B1 (ko) | 칩 저항기 및 그 제조 방법 | |
JP4460564B2 (ja) | チップ抵抗器 | |
JP4219371B2 (ja) | 多数個取り配線基板 | |
JP3930390B2 (ja) | チップ抵抗器の製造方法 | |
JP2004112751A (ja) | 表面実装型電子デバイス、絶縁基板母材、絶縁基板、及びこれらの製造方法 | |
JP3848245B2 (ja) | チップ抵抗器 | |
JPH11163416A (ja) | 面実装型光電変換装置およびその製造方法 | |
JP5037288B2 (ja) | チップ抵抗器およびその製造方法 | |
JP5242614B2 (ja) | チップ抵抗器およびその製造方法 | |
JPH118157A (ja) | 積層電子部品の製造方法 | |
JP2004153160A (ja) | チップ抵抗器およびその製造方法 | |
JP5490861B2 (ja) | チップ抵抗器およびその製造方法 | |
US20050062587A1 (en) | Method and structure of a substrate with built-in via hole resistors | |
JP2006196840A (ja) | 配線基板およびその製造方法 | |
TWI242817B (en) | Manufacturing method of multi-circuit component chip having trench electrode and finish product thereof | |
JP2006157064A (ja) | チップ抵抗器およびその製造方法 | |
JP2002353012A (ja) | 電子部品の製造法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): CA CN KR US |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 10521908 Country of ref document: US |
|
WWE | Wipo information: entry into national phase |
Ref document number: 20038174731 Country of ref document: CN Ref document number: 1020057001218 Country of ref document: KR |
|
WWP | Wipo information: published in national office |
Ref document number: 1020057001218 Country of ref document: KR |
|
122 | Ep: pct application non-entry in european phase |