TWI724857B - 電源開關電路及電壓選擇電路 - Google Patents

電源開關電路及電壓選擇電路 Download PDF

Info

Publication number
TWI724857B
TWI724857B TW109111773A TW109111773A TWI724857B TW I724857 B TWI724857 B TW I724857B TW 109111773 A TW109111773 A TW 109111773A TW 109111773 A TW109111773 A TW 109111773A TW I724857 B TWI724857 B TW I724857B
Authority
TW
Taiwan
Prior art keywords
voltage
terminal
coupled
selection unit
main selection
Prior art date
Application number
TW109111773A
Other languages
English (en)
Other versions
TW202038228A (zh
Inventor
張家福
黃智揚
Original Assignee
力旺電子股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 力旺電子股份有限公司 filed Critical 力旺電子股份有限公司
Publication of TW202038228A publication Critical patent/TW202038228A/zh
Application granted granted Critical
Publication of TWI724857B publication Critical patent/TWI724857B/zh

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/161—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect details concerning the memory cell structure, e.g. the layers of the ferromagnetic memory cell
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G11C11/1659—Cell access
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/26—Current mirrors
    • G05F3/262—Current mirrors using field-effect transistors only
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G11C11/1673—Reading or sensing circuits or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G11C11/1675—Writing or programming circuits or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G11C11/1697—Power supply circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/08—Address circuits; Decoders; Word-line control circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G11C16/14—Circuits for erasing electrically, e.g. erase voltage switching circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G11C16/14—Circuits for erasing electrically, e.g. erase voltage switching circuits
    • G11C16/16—Circuits for erasing electrically, e.g. erase voltage switching circuits for erasing blocks, e.g. arrays, words, groups
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/24—Bit-line control circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/26—Sensing or reading circuits; Data output circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
    • G11C5/025—Geometric lay-out considerations of storage- and peripheral-blocks in a semiconductor storage device
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/06—Sense amplifiers; Associated circuits, e.g. timing or triggering circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1078—Data input circuits, e.g. write amplifiers, data input buffers, data input registers, data input level conversion circuits
    • G11C7/1084—Data input buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/06—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider
    • H02M3/07—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/16—Modifications for eliminating interference voltages or currents
    • H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
    • H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
    • H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
    • H03K17/687—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors
    • H03K17/6871—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices the devices being field-effect transistors the output circuit comprising more than one controlled field-effect transistor
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
    • H03K19/018528—Interface arrangements of complementary type, e.g. CMOS with at least one differential stage
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B61/00—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices
    • H10B61/20—Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices comprising components having three or more electrodes, e.g. transistors
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/26—Current mirrors
    • G05F3/267—Current mirrors using both bipolar and field-effect technology
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K2217/00—Indexing scheme related to electronic switching or gating, i.e. not by contact-making or -breaking covered by H03K17/00
    • H03K2217/0036—Means reducing energy consumption

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Electromagnetism (AREA)
  • Nonlinear Science (AREA)
  • Automation & Control Theory (AREA)
  • Read Only Memory (AREA)
  • Electronic Switches (AREA)
  • Mram Or Spin Memory Techniques (AREA)
  • Control Of Electrical Variables (AREA)
  • Dc-Dc Converters (AREA)
  • Amplifiers (AREA)
  • Hall/Mr Elements (AREA)
  • Static Random-Access Memory (AREA)
  • Non-Volatile Memory (AREA)

Abstract

電壓選擇電路包含主選擇單元、第一再比較單元及第二再比較單元。主選擇單元的第一電壓端接收第一可變電壓，主選擇單元的第二電壓端接收第二可變電壓，主選擇單元的輸出端輸出第一可變電壓及第二可變電壓中較大之一者以作為操作電壓。第一再比較單元根據操作電壓及第一可變電壓中較大的一者調整操作電壓。第二再比較單元根據操作電壓及第二可變電壓中較大的一者調整操作電壓。

Description

電源開關電路及電壓選擇電路
本發明是有關於一種電源開關電路，特別是一種能夠減少漏電流的電源開關電路。
由於電子電路的功能日益複雜，電子電路常需要不同的電壓來執行不同的操作。舉例來說，非揮發性記憶體電路除了需要使用系統電壓來執行讀取操作，也需要使用較高的電壓來執行寫入操作。在此情況下，常會利用電源開關電路來及時切換操作所需的電壓。
在先前技術中，電源開關電路常設計成能夠將最高的輸入電壓作為輸出電壓來輸出。然而，用來執行寫入操作的高電壓常是由電荷泵所產生，而電荷泵在將電壓提升至目標電位的過程則需要花費不少時間。因此，倘若在電荷泵的升壓過程中，電源開關電路所接收到的輸入電壓剛好處在接近的電位，電源開關電路就會陷入不穩定的狀態，並產生可觀的漏電流。
本發明的一實施例提供一種電源開關電路。電源開關電路包含輸出 端、電壓選擇電路、電壓移位電路及電晶體。
輸出端輸出輸出電壓。電壓選擇電路包含主選擇單元、第一再比較單元及第二再比較單元。主選擇單元具有第一電壓端、第二電壓端及輸出端，主選擇單元的第一電壓端接收第一可變電壓，主選擇單元的第二電壓端接收第二可變電壓，而主選擇單元的輸出端輸出第一可變電壓及第二可變電壓中較大之一者以作為操作電壓。第一再比較單元根據操作電壓及第一可變電壓中較大的一者調整操作電壓。第二再比較單元根據操作電壓及第二可變電壓中較大的一者調整操作電壓。
電壓移位電路耦接於電壓選擇電路，電壓移位電路根據第一輸入訊號輸出控制訊號。電晶體具有第一端、第二端及控制端，電晶體的第一端接收第一可變電壓或第二可變電壓，電晶體的第二端耦接於電源開關電路的輸出端，而電晶體的控制端耦接於電壓移位電路以接收控制訊號。
本發明的另實施例提供一種電壓選擇電路。電壓選擇電路包含主選擇單元、第一再比較單元及第二再比較單元。
主選擇單元具有第一電壓端、第二電壓端及輸出端，主選擇單元的第一電壓端接收第一可變電壓，主選擇單元的第二電壓端接收第二可變電壓，而主選擇單元的輸出端輸出第一可變電壓及第二可變電壓中較大之一者以作為操作電壓。第一再比較單元根據操作電壓及第一可變電壓中較大的一者調整操作電壓。第二再比較單元根據操作電壓及第二可變電壓中較大的一者調整操作電壓。
100:電源開關電路
110、210:電壓選擇電路
120:電壓移位電路
112、212:主選擇單元
114、214:第一再比較單元
116、216:第二再比較單元
M1A:電晶體
OUT:輸出端
P1A、P2A、P3A、P4A、P5A、P6A、P3B、P5B:P型電晶體
VV1:第一可變電壓
VV2:第二可變電壓
VOP:操作電壓
Vout:輸出電壓
SIGIN1:輸入訊號
SIGctrl1:控制訊號
第1圖是本發明一實施例的電源開關電路的示意圖。
第2圖是本發明另一實施例的電源開關電路的示意圖。
第1圖是本發明一實施例的電源開關電路100的示意圖。電源開關電路100包含輸出端OUT、電壓選擇電路110、電壓移位電路120及電晶體M1A。
電壓選擇電路110可接收第一可變電壓VV1及第二可變電壓VV2，並且可以輸出第一可變電壓VV1及第二可變電壓VV2中較大的一者以作為操作電壓VOP。
電壓選擇電路110包含主選擇單元112、第一再比較單元114及第二再比較單元116。主選擇單元112具有第一電壓端、第二電壓端及輸出端，主選擇單元112的第一電壓端可接收第一可變電壓VV1，主選擇單元112的第二電壓端可接收第二可變電壓VV2，而主選擇單元112的輸出端可輸出第一可變電壓VV1及第二可變電壓VV2中較大的一者以作為操作電壓VOP。
電壓移位電路120可耦接至電壓選擇電路110，並可根據輸入訊號SIGIN1輸出控制訊號SIGctrl1。
在有些實施例中，電晶體M1A可以是P型電晶體。電晶體M1A具有第一端、第二端及控制端，電晶體M1A的第一端可接收第一可變電壓VV1，電晶體M1A的第二端可耦接至電源開關電路100的輸出端OUT，而電晶體M1A的控制端可耦接至電壓移位電路120以接收控制訊號SIGctrl1。在此情況下，電源開關電路100可以根據輸入訊號SIGIN1並透過其輸出端OUT輸出第一可變電壓VV1以作為輸出電壓Vout。
舉例來說，當欲利用電源開關電路100輸出第一可變電壓VV1以作為輸出電壓Vout時，輸入訊號SIGIN1可以處在第一參考電壓VSS。在有些實施例中，第一參考電壓VSS可以是系統中的地電壓。在此情況下，電壓移位電路120將會 使控制訊號SIGctrl1保持在第一參考電壓VSS，使得電晶體M1A被導通以輸出第一可變電壓VV1以作為輸出電壓Vout。然而，當輸入訊號SIGIN1處在系統中的第二參考電壓VDD時，電壓移位電路120則會將控制訊號SIGctrl1提升至操作電壓VOP，使得電晶體M1A被截止。如此一來，電源開關電路100就不會將第一可變電壓VV1輸出以作為輸出電壓Vout。
再者，在有些實施例中，雖然主選擇單元112可用以選擇第一可變電壓VV1及第二可變電壓VV2中較大的一者來作為操作電壓VOP輸出，然而當第一可變電壓VV1及第二可變電壓VV2實質上相等時，主選擇單元112就可能會變得不穩定。舉例來說，第一可變電壓VV1可以是由電荷泵產生的，而第二可變電壓VV2可以是系統中既有的電壓，例如但不限於相同於第二參考電壓VDD。在此情況下，第二可變電壓VV2在電荷泵開始產生第一可變電壓VV1之前就會先達到穩態，此時第一可變電壓VV1會小於第二可變電壓VV2。然而，在電荷泵被致能後，第一可變電壓VV1會逐漸升高而從小於第二可變電壓VV2變成大於第二可變電壓VV2。
在此情況下，在第一可變電壓VV1的電壓變化過程中，當第一可變電壓VV1變成與第二可變電壓VV2實質上相等時，操作電壓VOP會比第一可變電壓VV1還要小一個電晶體P1A的臨界電壓。因此，電壓移位電路120將無法使控制訊號SIGctrl1提升到足以將電晶體M1A有效截止的電壓，進而產生漏電流。
為減少因操作電壓VOP不穩定而造成的漏電流，第一再比較單元114及第二再比較單元116可用來調整操作電壓VOP。第一再比較單元114可以根據操作電壓VOP及第一可變電壓VV1中較大的一者來調整操作電壓VOP，而第二再比較單元116可以根據操作電壓VOP及第二可變電壓VV2中較大的一者來調整操作電壓VOP。在此情況下，每當操作電壓VOP在不穩定的狀況下變成比第一可變電壓VV1小或者比第二可變電壓VV2小的時候，第一再比較單元114及第二 再比較單元116便將可操作電壓VOP調整至第一可變電壓VV1或第二可變電壓VV2，使得電晶體M1A能夠被確實截止以減少漏電流產生。
在第1圖中，主選擇單元112可包含P型電晶體P1A及P2A。P型電晶體P1A具有第一端、第二端及控制端，P型電晶體P1A的第一端可耦接至主選擇單元112的第一電壓端，P型電晶體P1A的第二端可耦接至主選擇單元112的輸出端，而P型電晶體P1A的控制端可耦接至主選擇單元112的第二電壓端。P型電晶體P2A具有第一端、第二端及控制端，P型電晶體P2A的第一端可耦接至主選擇單元112的第二電壓端，P型電晶體P2A的第二端可耦接至主選擇單元112的輸出端，而P型電晶體P2A的控制端可耦接至主選擇單元112的第一電壓端。
在此情況下，若第一可變電壓VV1大於第二可變電壓VV2，則P型電晶體P1A將會被導通，而P型電晶體P2A將會被截止。因此，主選擇單元112將會輸出第一可變電壓VV1作為操作電壓VOP。然而，若第一可變電壓VV1小於第二可變電壓VV2，則P型電晶體P1A將被截止，而P型電晶體P2A將被導通。因此，主選擇單元112將會輸出第二可變電壓VV2作為操作電壓VOP。
第一再比較單元114可包含P型電晶體P3A及P4A。P型電晶體P3A具有第一端、第二端及控制端，P型電晶體P3A的第一端可耦接至主選擇單元112的第一電壓端，P型電晶體P3A的第二端可耦接至主選擇單元112的輸出端，而P型電晶體P3A的控制端可耦接至主選擇單元112的輸出端。P型電晶體P4A具有第一端、第二端及控制端，P型電晶體P4A的第一端可耦接至主選擇單元112的輸出端，P型電晶體P4A的第二端可耦接至主選擇單元112的輸出端，而P型電晶體P3A的控制端可耦接至主選擇單元112的第一電壓端。
在此情況下，如果操作電壓VOP小於第一可變電壓VV1，則P型電晶體P3A將會被導通，而P型電晶體P4A將被截止。如此一來，第一再比較單元114就可以根據第一可變電壓VV1來提升操作電壓VOP。
相似地，第二再比較單元116可包含P型電晶體P5A及P6A。P型電晶體P5A具有第一端、第二端及控制端，P型電晶體P5A的第一端可耦接至主選擇單元112的第二電壓端，P型電晶體P5A的第二端可耦接至主選擇單元112的輸出端，而P型電晶體P5A的控制端可耦接至主選擇單元112的輸出端。P型電晶體P6A具有第一端、第二端及控制端，P型電晶體P6A的第一端可耦接至主選擇單元112的輸出端，P型電晶體P6A的第二端可耦接至主選擇單元112的輸出端，而P型電晶體P6A的控制端可耦接至主選擇單元112的第二電壓端。
在此情況下，如果操作電壓VOP小於第二可變電壓VV2，則P型電晶體P5A將會被導通，而P型電晶體P6A將被截止。如此一來，第二再比較單元116就可以根據第二可變電壓VV2來提升操作電壓VOP。
也就是說，透過再比較單元114及116，操作電壓VOP可以保持在一個穩定的狀態，且當第一可變電壓VV1與第二可變電壓VV2相等時，操作電壓VOP也不會小於第一可變電壓VV1或第二可變電壓VV2。如此一來，就可以減少因為操作電壓VOP不穩定所產生的漏電流。
再者，在有些實施例中，P型電晶體P1A、P2A、P3A、P4A、P5A及P6A的基體端可以耦接至主選擇單元112的輸出端以減少漏電流。由於P型電晶體P3A、P4A、P5A及P6A主要是用來提升操作電壓VOP，而無須承受大電流的負載，因此P型電晶體P3A、P4A、P5A及P6A的尺寸可以比較小。
在此實施例中，電晶體M1A的第一端可接收第一可變電壓VV1，而電源開關電路100可以通過輸出端OUT來輸出第一可變電壓VV1以作為輸出電壓Vout。然而，在有些實施例中，電晶體M1A的第一端也可接收第二可變電壓VV2，而電源開關電路100則可以通過輸出端OUT來輸出第二可變電壓VV2以作為輸出電壓Vout。由於電壓選擇電路110可以穩定地輸出第一可變電壓VV1及第二可變電壓VV2中較大的一者以作為操作電壓VOP，因此仍然可以減少漏電流 產生。再者，在有些實施例中，第二可變電壓VV2也可以由電荷泵產生。
第2圖時本發明另一實施例的電壓選擇電路210的示意圖。在有些實施例中，電壓選擇電路210可以應用在電源開關電路100並取代電壓選擇電路110。電壓選擇電路210及電壓選擇電路110具有相似的結構，並且可以根據相似的原理操作。然而，在電壓選擇電路210中，第一再比較單元214及第二再比較單元210皆可利用單一個P型電晶體來實作。
在第2圖中，第一再比較單元214可包含P型電晶體P3B。P型電晶體P3B具有第一端、第二端及控制端，P型電晶體P3B的第一端可耦接至主選擇單元212的第一電壓端以接收第一可變電壓VV1，P型電晶體P3B的第二端可耦接至主選擇單元212的輸出端，而P型電晶體P3B的控制端可耦接至主選擇單元212的輸出端。在此情況下，若操作電壓VOP小於第一可變電壓VV1，則P型電晶體P3B將會被導通，而第一再比較單元214也將根據第一可變電壓VV1來提升操作電壓VOP。
此外，第二再比較單元216可包含P型電晶體P5B。P型電晶體P5B具有第一端、第二端及控制端，P型電晶體P5B的第一端可耦接至主選擇單元212的第二電壓端以接收第二可變電壓VV2，P型電晶體P5B的第二端可耦接至主選擇單元212的輸出端，而P型電晶體P5B的控制端可耦接至主選擇單元212的輸出端。在此情況下，若操作電壓VOP小於第二可變電壓VV2，則P型電晶體P5B將會被導通，而第二再比較單元216也將根據第二可變電壓VV2來提升操作電壓VOP。
由於漏電流大多是在第一可變電壓VV1與第二可變電壓VV2相等，而操作電壓VOP小於第一可變電壓VV1及第二可變電壓VV2時產生，因此再比較單元214及216可以利用P型電晶體P3B及P5B來調整操作電壓VOP，而無須再比較單元114及116中的P型電晶體P4A及P6A。因此，選擇電壓電路210所需的電路 面積可小於電壓選擇電路110所需的電路面積。
綜上所述，本發明的實施例所提供的電源開關電路及電壓選擇電路可以透過再比較單元來穩定操作電壓。如此一來，就可以減少因為操作電壓不穩定而產生的漏電流。
以上所述僅為本發明之較佳實施例，凡依本發明申請專利範圍所做之均等變化與修飾，皆應屬本發明之涵蓋範圍。
100:電源開關電路
110:電壓選擇電路
120:電壓移位電路
112:主選擇單元
114:第一再比較單元
116:第二再比較單元
M1A:電晶體
OUT:輸出端
P1A、P2A、P3A、P4A、P5A、P6A:P型電晶體
VV1:第一可變電壓
VV2:第二可變電壓
VOP:操作電壓
Vout:輸出電壓
SIGIN1:輸入訊號
SIGctrl1:控制訊號

Claims (14)

  1. 一種電源開關電路，包含：一輸出端，用以輸出一輸出電壓；一電壓選擇電路，包含：一主選擇單元，具有一第一電壓端用以接收一第一可變電壓，一第二電壓端用以接收一第二可變電壓，及一輸出端用以輸出該第一可變電壓及該第二可變電壓中較大之一者以作為一操作電壓；一第一再比較單元，用以根據該操作電壓及該第一可變電壓中較大的一者調整該操作電壓；及一第二再比較單元，用以根據該操作電壓及該第二可變電壓中較大的一者調整該操作電壓；一電壓移位電路，耦接於該電壓選擇電路，及用以根據一第一輸入訊號輸出一控制訊號；及一電晶體，具有一第一端用以接收該第一可變電壓或該第二可變電壓，一第二端耦接於該電源開關電路的該輸出端，及一控制端耦接於該電壓移位電路以接收該控制訊號。
  2. 如請求項1所述之電源開關電路，其中：該第一可變電壓是由一電荷泵產生；及在該電荷泵被致能後，該第一可變電壓是由小於該第二可變電壓升高至大於該第二可變電壓。
  3. 如請求項1所述之電源開關電路，其中該主選擇單元包含： 一第一P型電晶體，具有一第一端耦接於該主選擇單元的該第一電壓端，一第二端耦接於該主選擇單元的該輸出端，及一控制端耦接於該主選擇單元的該第二電壓端；及一第二P型電晶體，具有一第一端耦接於該主選擇單元的該第二電壓端，一第二端耦接於該主選擇單元的該輸出端，及一控制端耦接於該主選擇單元的該第一電壓端。
  4. 如請求項1所述之電源開關電路，其中該第一再比較單元包含：一第三P型電晶體，具有一第一端耦接於該主選擇單元的該第一電壓端，一第二端耦接於該主選擇單元的該輸出端，及一控制端耦接於該主選擇單元的該輸出端。
  5. 如請求項4所述之電源開關電路，其中該第一再比較單元另包含：一第四P型電晶體，具有一第一端耦接於該主選擇單元的該輸出端，一第二端耦接於該主選擇單元的該輸出端，及一控制端耦接於該主選擇單元的該第一電壓端。
  6. 如請求項1所述之電源開關電路，其中該第二再比較單元包含：一第五P型電晶體，具有一第一端耦接於該主選擇單元的該第二電壓端，一第二端耦接於該主選擇單元的該輸出端，及一控制端耦接於該主選擇單元的該輸出端。
  7. 如請求項6所述之電源開關電路，其中該第二再比較單元另包含：一第六P型電晶體，具有一第一端耦接於該主選擇單元的該輸出端，一第二 端耦接於該主選擇單元的該輸出端，及一控制端耦接於該主選擇單元的該第二電壓端。
  8. 一種電壓選擇電路，包含：一主選擇單元，具有一第一電壓端用以接收一第一可變電壓，一第二電壓端用以接收一第二可變電壓，及一輸出端用以輸出該第一可變電壓及該第二可變電壓中較大之一者以作為一操作電壓；一第一再比較單元，用以根據該操作電壓及該第一可變電壓中較大的一者調整該操作電壓；及一第二再比較單元，用以根據該操作電壓及該第二可變電壓中較大的一者調整該操作電壓。
  9. 如請求項8所述之電壓選擇電路，其中：該第一可變電壓是由一電荷泵產生；及在該電荷泵被致能後，該第一可變電壓是由小於該第二可變電壓逐漸升高至大於該第二可變電壓。
  10. 如請求項8所述之電壓選擇電路，其中該主選擇單元包含：一第一P型電晶體，具有一第一端耦接於該主選擇單元的該第一電壓端，一第二端耦接於該主選擇單元的該輸出端，及一控制端耦接於該主選擇單元的該第二電壓端；及一第二P型電晶體，具有一第一端耦接於該主選擇單元的該第二電壓端，一第二端耦接於該主選擇單元的該輸出端，及一控制端耦接於該主選擇單元的該第一電壓端。
  11. 如請求項8所述之電壓選擇電路，其中該第一再比較單元包含：一第三P型電晶體，具有一第一端耦接於該主選擇單元的該第一電壓端，一第二端耦接於該主選擇單元的該輸出端，及一控制端耦接於該主選擇單元的該輸出端。
  12. 如請求項11所述之電壓選擇電路，其中該第一再比較單元另包含：一第四P型電晶體，具有一第一端耦接於該主選擇單元的該輸出端，一第二端耦接於該主選擇單元的該輸出端，及一控制端耦接於該主選擇單元的該第一電壓端。
  13. 如請求項8所述之電壓選擇電路其中該第二再比較單元包含：一第五P型電晶體，具有一第一端耦接於該主選擇單元的該第二電壓端，一第二端耦接於該主選擇單元的該輸出端，及一控制端耦接於該主選擇單元的該輸出端。
  14. 如請求項13所述之電壓選擇電路，其中該第二再比較單元另包含：一第六P型電晶體，具有一第一端耦接於該主選擇單元的該輸出端，一第二端耦接於該主選擇單元的該輸出端，及一控制端耦接於該主選擇單元的該第二電壓端。
TW109111773A 2019-04-11 2020-04-08 電源開關電路及電壓選擇電路 TWI724857B (zh)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201962832853P 2019-04-11 2019-04-11
US62/832,853 2019-04-11
US16/802,566 US10790821B1 (en) 2019-04-11 2020-02-27 Power switch circuit capable of reducing leakage currents
US16/802,566 2020-02-27

Publications (2)

Publication Number Publication Date
TW202038228A TW202038228A (zh) 2020-10-16
TWI724857B true TWI724857B (zh) 2021-04-11

Family

ID=69960257

Family Applications (6)

Application Number Title Priority Date Filing Date
TW109106918A TWI710876B (zh) 2019-04-11 2020-03-03 帶差參考電路
TW109109763A TWI776134B (zh) 2019-04-11 2020-03-24 利用負電壓來操作之磁阻式隨機存取記憶體的記憶胞及記憶胞陣列
TW109111744A TWI726674B (zh) 2019-04-11 2020-04-08 隨機位元單元
TW109111773A TWI724857B (zh) 2019-04-11 2020-04-08 電源開關電路及電壓選擇電路
TW109111765A TWI704759B (zh) 2019-04-11 2020-04-08 電源開關電路
TW109111901A TWI749515B (zh) 2019-04-11 2020-04-09 具浮動閘電晶體型態記憶胞的隨機碼產生器

Family Applications Before (3)

Application Number Title Priority Date Filing Date
TW109106918A TWI710876B (zh) 2019-04-11 2020-03-03 帶差參考電路
TW109109763A TWI776134B (zh) 2019-04-11 2020-03-24 利用負電壓來操作之磁阻式隨機存取記憶體的記憶胞及記憶胞陣列
TW109111744A TWI726674B (zh) 2019-04-11 2020-04-08 隨機位元單元

Family Applications After (2)

Application Number Title Priority Date Filing Date
TW109111765A TWI704759B (zh) 2019-04-11 2020-04-08 電源開關電路
TW109111901A TWI749515B (zh) 2019-04-11 2020-04-09 具浮動閘電晶體型態記憶胞的隨機碼產生器

Country Status (4)

Country Link
US (6) US10924112B2 (zh)
EP (1) EP3723092A3 (zh)
CN (6) CN111813170B (zh)
TW (6) TWI710876B (zh)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10924112B2 (en) * 2019-04-11 2021-02-16 Ememory Technology Inc. Bandgap reference circuit
TWI776377B (zh) * 2021-01-28 2022-09-01 日商鎧俠股份有限公司 半導體記憶裝置及其製造方法
CN115240597B (zh) * 2022-09-20 2023-01-10 惠科股份有限公司 像素电路、显示面板及显示装置

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1801972A1 (en) * 2005-12-22 2007-06-27 Sanyo Electric Co., Ltd. Voltage selection circuit
TW201725860A (zh) * 2016-01-11 2017-07-16 瑞昱半導體股份有限公司 電壓選擇電路
TW201903550A (zh) * 2017-05-31 2019-01-16 台灣積體電路製造股份有限公司 電壓選擇電路

Family Cites Families (113)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1214246B (it) * 1987-05-27 1990-01-10 Sgs Microelettronica Spa Dispositivo di memoria non volatile ad elevato numero di cicli di modifica.
JP2685966B2 (ja) * 1990-06-22 1997-12-08 株式会社東芝 不揮発性半導体記憶装置
JP3406468B2 (ja) * 1996-11-29 2003-05-12 東光株式会社 定電圧発生回路
KR100224673B1 (ko) * 1996-12-13 1999-10-15 윤종용 불휘발성 강유전체 메모리장치 및 그의 구동방법
CN1234173C (zh) * 2002-05-23 2005-12-28 科统科技股份有限公司 两晶体管的静态随机存取存储单元的操作方法
US6677808B1 (en) * 2002-08-16 2004-01-13 National Semiconductor Corporation CMOS adjustable bandgap reference with low power and low voltage performance
US6958643B2 (en) * 2003-07-16 2005-10-25 Analog Microelectrics, Inc. Folded cascode bandgap reference voltage circuit
WO2005057628A2 (en) * 2003-12-08 2005-06-23 University Of South Florida A method and apparatus for reducing leakage in integrated circuits
US7209392B2 (en) 2004-07-20 2007-04-24 Ememory Technology Inc. Single poly non-volatile memory
US7430137B2 (en) * 2004-09-09 2008-09-30 Actel Corporation Non-volatile memory cells in a field programmable gate array
KR20060045199A (ko) * 2004-11-12 2006-05-17 삼성전자주식회사 전압원 선택회로
JP2006311507A (ja) * 2005-03-28 2006-11-09 Matsushita Electric Ind Co Ltd 電源スイッチ回路
US7288964B2 (en) 2005-08-12 2007-10-30 Ememory Technology Inc. Voltage selective circuit of power source
KR100735010B1 (ko) * 2005-09-08 2007-07-03 삼성전자주식회사 플래시 메모리 장치 및 그것을 위한 전압 발생회로
US7236048B1 (en) * 2005-11-22 2007-06-26 National Semiconductor Corporation Self-regulating process-error trimmable PTAT current source
US7768059B2 (en) 2006-06-26 2010-08-03 Ememory Technology Inc. Nonvolatile single-poly memory device
US7746154B2 (en) * 2006-09-27 2010-06-29 Atmel Corporation Multi-voltage multiplexer system
JP5262718B2 (ja) * 2006-09-29 2013-08-14 富士通株式会社 バイアス回路
JP4863844B2 (ja) * 2006-11-08 2012-01-25 セイコーインスツル株式会社 電圧切替回路
US7495500B2 (en) * 2006-12-31 2009-02-24 Sandisk 3D Llc Method for using a multiple polarity reversible charge pump circuit
US7834679B2 (en) * 2007-02-06 2010-11-16 Panasonic Corporation Semiconductor switch
CN101114525B (zh) * 2007-09-10 2010-07-21 友达光电股份有限公司 移位寄存器阵列
KR101286241B1 (ko) 2007-11-26 2013-07-15 삼성전자주식회사 최대 전압 선택회로
US7968926B2 (en) * 2007-12-19 2011-06-28 Taiwan Semiconductor Manufacturing Company, Ltd. Logic non-volatile memory cell with improved data retention ability
US8022746B1 (en) * 2008-02-07 2011-09-20 National Semiconductor Corporation Bootstrap circuit for H-bridge structure utilizing N-channel high-side fets
KR101488166B1 (ko) * 2008-03-26 2015-02-02 삼성전자주식회사 정적 메모리 장치 및 라이트 어시시트 기능을 구비하는에스램
TWI359342B (en) * 2008-04-25 2012-03-01 Univ Nat Taiwan Reference voltage circuit and voltage stabilizing/
CN101752881B (zh) * 2008-12-16 2012-05-02 台达电子工业股份有限公司 具有低功耗的不间断电源供应器
CN101872642A (zh) * 2009-04-23 2010-10-27 无锡华润上华半导体有限公司 随机存储器的存储读取方法
US8077508B1 (en) 2009-08-19 2011-12-13 Grandis, Inc. Dynamic multistate memory write driver
JP2011138579A (ja) * 2009-12-28 2011-07-14 Toshiba Corp 不揮発性半導体記憶装置
DE102010007771B4 (de) * 2010-02-12 2011-09-22 Texas Instruments Deutschland Gmbh Elektronische Vorrichtung und Verfahren zum Erzeugen einer krümmungskompensierten Bandabstandsreferenzspannung
JP5607963B2 (ja) * 2010-03-19 2014-10-15 スパンション エルエルシー 基準電圧回路および半導体集積回路
CN102201733A (zh) * 2010-03-25 2011-09-28 昆山锐芯微电子有限公司 电荷泵电路
US8279693B2 (en) * 2010-04-09 2012-10-02 Qualcomm Incorporated Programmable tracking circuit for tracking semiconductor memory read current
US8217705B2 (en) * 2010-05-06 2012-07-10 Micron Technology, Inc. Voltage switching in a memory device
CN101840243A (zh) 2010-05-28 2010-09-22 上海宏力半导体制造有限公司 Cmos带隙基准电压产生电路
US8258853B2 (en) * 2010-06-14 2012-09-04 Ememory Technology Inc. Power switch circuit for tracing a higher supply voltage without a voltage drop
US8861720B2 (en) * 2010-07-28 2014-10-14 The Ritsumeikan Trust Tamper-resistant memory integrated circuit and encryption circuit using same
CN102130492B (zh) * 2010-07-31 2015-05-27 华为技术有限公司 电源选择装置和方法
US8644055B2 (en) 2010-12-09 2014-02-04 Infineon Technologies Ag Nonvolatile memory with enhanced efficiency to address asymetric NVM cells
WO2012098897A1 (ja) * 2011-01-20 2012-07-26 パナソニック株式会社 不揮発性ラッチ回路および不揮発性フリップフロップ回路
EP2495872B1 (en) * 2011-03-01 2017-05-03 OCT Circuit Technologies International Limited Two-stage class AB operational amplifier
US8619459B1 (en) * 2011-06-23 2013-12-31 Crossbar, Inc. High operating speed resistive random access memory
US8665638B2 (en) * 2011-07-11 2014-03-04 Qualcomm Incorporated MRAM sensing with magnetically annealed reference cell
US8531229B2 (en) * 2012-01-31 2013-09-10 Macronix International Co., Ltd. Level shifting circuit
JP6125850B2 (ja) * 2012-02-09 2017-05-10 株式会社半導体エネルギー研究所 半導体装置及び半導体装置の作製方法
US8941167B2 (en) 2012-03-08 2015-01-27 Ememory Technology Inc. Erasable programmable single-ploy nonvolatile memory
JP2013192110A (ja) * 2012-03-14 2013-09-26 Mitsumi Electric Co Ltd バイアス電圧生成回路及び差動回路
KR20140008745A (ko) * 2012-07-11 2014-01-22 삼성전자주식회사 자기 메모리 장치
US9214465B2 (en) * 2012-07-24 2015-12-15 Flashsilicon Incorporation Structures and operational methods of non-volatile dynamic random access memory devices
KR102038041B1 (ko) * 2012-08-31 2019-11-26 에스케이하이닉스 주식회사 전원 선택 회로
WO2014038115A1 (ja) * 2012-09-06 2014-03-13 パナソニック株式会社 半導体集積回路
US8867186B2 (en) * 2012-09-27 2014-10-21 Intersil Americas LLC Low power analog switch circuits that provide over-voltage, under-voltage and power-off protection, and related methods and systems
KR20140107948A (ko) * 2013-02-28 2014-09-05 에스케이하이닉스 주식회사 반도체 장치 및 이를 포함하는 프로세서와 시스템
US9170282B2 (en) * 2013-05-16 2015-10-27 Arm Limited Controlling voltage generation and voltage comparison
JP2015026998A (ja) * 2013-07-26 2015-02-05 株式会社東芝 マルチコンテキストコンフィグレーションメモリ
KR20150019480A (ko) * 2013-08-14 2015-02-25 에스케이하이닉스 주식회사 전자 장치
JP6333832B2 (ja) 2013-09-20 2018-05-30 国立大学法人東北大学 記憶回路
CN103532375B (zh) * 2013-09-22 2015-09-30 南京芯耐特半导体有限公司 升压式电荷泵
US9711215B2 (en) * 2013-09-27 2017-07-18 Intel Corporation Apparatus and method to optimize STT-MRAM size and write error rate
CN104765405B (zh) * 2014-01-02 2017-09-05 意法半导体研发(深圳)有限公司 温度和工艺补偿的电流基准电路
US20150221356A1 (en) * 2014-02-04 2015-08-06 Infineon Technologies Ag Nonvolatile memory with enhanced efficiency to address asymetric nvm cells
US9634559B2 (en) * 2014-02-07 2017-04-25 The Hong Kong University Of Science And Technology Charge pumping apparatus for low voltage and high efficiency operation
KR102212750B1 (ko) * 2014-07-23 2021-02-05 삼성전자주식회사 저항성 메모리 장치, 이를 포함하는 메모리 시스템 및 저항성 메모리 장치의 데이터 독출 방법
US9489999B2 (en) * 2014-11-26 2016-11-08 Qualcomm Incorporated Magnetic tunnel junction resistance comparison based physical unclonable function
CN107251475B (zh) * 2014-12-24 2020-07-28 本质Id有限责任公司 来自物理不可克隆功能的加密密钥产品
US9734881B2 (en) * 2015-02-02 2017-08-15 Globalfoundries Singapore Pte. Ltd. High sensing margin magnetic resistive memory device in which a memory cell read and write select transistors to provide different read and write paths
CN204496327U (zh) * 2015-03-10 2015-07-22 遵义师范学院 一种低失调带隙基准电路
EP3091418B1 (en) * 2015-05-08 2023-04-19 STMicroelectronics S.r.l. Circuit arrangement for the generation of a bandgap reference voltage
US9646669B2 (en) * 2015-08-17 2017-05-09 Avago Technologies General Ip (Singapore) Pte. Ltd. Programming memory elements using two phase boost
US10181357B2 (en) * 2015-08-18 2019-01-15 Ememory Technology Inc. Code generating apparatus and one time programming block
US9589658B1 (en) * 2015-08-18 2017-03-07 Globalfoundries Inc. Disturb free bitcell and array
JP6543133B2 (ja) * 2015-08-19 2019-07-10 株式会社東芝 電力供給装置及びその制御方法
US9548096B1 (en) * 2015-08-26 2017-01-17 Qualcomm Incorporated Reverse complement magnetic tunnel junction (MTJ) bit cells employing shared source lines, and related methods
US9620176B2 (en) * 2015-09-10 2017-04-11 Ememory Technology Inc. One-time programmable memory array having small chip area
US9496314B1 (en) * 2015-09-14 2016-11-15 Qualcomm Incorporated Shared source line magnetic tunnel junction (MTJ) bit cells employing uniform MTJ connection patterns for reduced area
US9577009B1 (en) * 2015-11-13 2017-02-21 Taiwan Semiconductor Manufacturing Co., Ltd. RRAM cell with PMOS access transistor
US9582021B1 (en) * 2015-11-20 2017-02-28 Texas Instruments Deutschland Gmbh Bandgap reference circuit with curvature compensation
US9613714B1 (en) * 2016-01-19 2017-04-04 Ememory Technology Inc. One time programming memory cell and memory array for physically unclonable function technology and associated random code generating method
US9847133B2 (en) 2016-01-19 2017-12-19 Ememory Technology Inc. Memory array capable of performing byte erase operation
US9966141B2 (en) * 2016-02-19 2018-05-08 Nscore, Inc. Nonvolatile memory cell employing hot carrier effect for data storage
US9520173B1 (en) * 2016-02-29 2016-12-13 Freescale Semiconductor, Inc. Magnetic random access memory (MRAM) and method of operation
US10020268B2 (en) * 2016-04-13 2018-07-10 Ememory Technology Inc. Random number generator device and control method thereof
US10109789B2 (en) * 2016-05-18 2018-10-23 Tokyo Electron Limited Methods for additive formation of a STT MRAM stack
KR20170133072A (ko) * 2016-05-25 2017-12-05 삼성전자주식회사 저항성 메모리 장치 및 이를 포함하는 집적 회로
US9898030B2 (en) * 2016-07-12 2018-02-20 Stmicroelectronics International N.V. Fractional bandgap reference voltage generator
US10019236B2 (en) * 2016-08-11 2018-07-10 Taiwan Semiconductor Manufacturing Co., Ltd. SRAM-based true random number generator
US10222817B1 (en) * 2017-09-29 2019-03-05 Cavium, Llc Method and circuit for low voltage current-mode bandgap
US10122538B2 (en) 2016-10-12 2018-11-06 Ememory Technology Inc. Antifuse physically unclonable function unit and associated control method
KR102519458B1 (ko) * 2016-11-01 2023-04-11 삼성전자주식회사 비휘발성 메모리 장치 및 그것의 동작 방법
US10103733B1 (en) * 2016-11-21 2018-10-16 National Technology & Engineering Solutions Of Sandia, Llc Integrated circuit physically unclonable function
JP6782614B2 (ja) * 2016-11-21 2020-11-11 ラピスセミコンダクタ株式会社 出力回路及び液晶表示装置のデータドライバ
US10325647B2 (en) * 2016-12-21 2019-06-18 Imec Vzw Non-volatile SRAM cell using resistive memory elements
CN206461708U (zh) * 2016-12-30 2017-09-01 格科微电子（上海）有限公司 Adc动态逻辑翻转电路、字线电压选择电路及存储单元电路
JP6836917B2 (ja) * 2017-01-24 2021-03-03 シナプティクス・ジャパン合同会社 電圧生成回路
US9842638B1 (en) * 2017-01-25 2017-12-12 Qualcomm Incorporated Dynamically controlling voltage for access operations to magneto-resistive random access memory (MRAM) bit cells to account for process variations
TWI634408B (zh) * 2017-01-26 2018-09-01 群聯電子股份有限公司 參考電壓產生電路、記憶體儲存裝置及參考電壓產生方法
KR102245385B1 (ko) * 2017-03-28 2021-04-27 에스케이하이닉스 주식회사 자기 소자를 포함하는 lut, 이를 포함하는 fpga 및 기술 매핑 방법
JP6349008B1 (ja) * 2017-04-13 2018-06-27 力旺電子股▲ふん▼有限公司ｅＭｅｍｏｒｙ Ｔｅｃｈｎｏｌｏｇｙ Ｉｎｃ． 乱数発生装置及びその制御方法
US10090309B1 (en) * 2017-04-27 2018-10-02 Ememory Technology Inc. Nonvolatile memory cell capable of improving program performance
TWI672576B (zh) * 2017-05-02 2019-09-21 立積電子股份有限公司 帶差參考電路、電壓產生器及其電壓控制方法
KR102311490B1 (ko) * 2017-05-26 2021-10-13 에스케이하이닉스 주식회사 입력 버퍼 회로를 포함하는 메모리 장치 및 메모리 시스템
US10103626B1 (en) * 2017-07-12 2018-10-16 Qualcomm Incorporated Digital power multiplexor
KR102347178B1 (ko) * 2017-07-19 2022-01-04 삼성전자주식회사 기준 전압 회로를 포함하는 단말 장치
US10228715B2 (en) * 2017-07-20 2019-03-12 Intrinsix Corp. Self-starting bandgap reference devices and methods thereof
US10915464B2 (en) 2017-09-12 2021-02-09 Ememory Technology Inc. Security system using random number bit string
US10523194B2 (en) * 2017-09-27 2019-12-31 Apple Inc. Low leakage power switch
US10061340B1 (en) * 2018-01-24 2018-08-28 Invecas, Inc. Bandgap reference voltage generator
US10446213B1 (en) * 2018-05-16 2019-10-15 Everspin Technologies, Inc. Bitline control in differential magnetic memory
US11133039B2 (en) * 2018-10-12 2021-09-28 Taiwan Semiconductor Manufacturing Company, Ltd. Power switch control in a memory device
US10924112B2 (en) * 2019-04-11 2021-02-16 Ememory Technology Inc. Bandgap reference circuit
US20210012814A1 (en) * 2019-07-09 2021-01-14 Arm Limited Regulated Negative Charge Pump Circuitry and Methods

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1801972A1 (en) * 2005-12-22 2007-06-27 Sanyo Electric Co., Ltd. Voltage selection circuit
TW201725860A (zh) * 2016-01-11 2017-07-16 瑞昱半導體股份有限公司 電壓選擇電路
TW201903550A (zh) * 2017-05-31 2019-01-16 台灣積體電路製造股份有限公司 電壓選擇電路

Also Published As

Publication number Publication date
US20200327945A1 (en) 2020-10-15
CN111817694B (zh) 2023-11-21
EP3723092A3 (en) 2020-12-16
CN111816229A (zh) 2020-10-23
CN111813170A (zh) 2020-10-23
CN111816235B (zh) 2022-07-29
US11101798B2 (en) 2021-08-24
TW202038546A (zh) 2020-10-16
TWI749515B (zh) 2021-12-11
US10693461B1 (en) 2020-06-23
US20200328742A1 (en) 2020-10-15
EP3723092A2 (en) 2020-10-14
US10790821B1 (en) 2020-09-29
CN111813170B (zh) 2022-02-18
TW202042228A (zh) 2020-11-16
CN111813373A (zh) 2020-10-23
US20200326742A1 (en) 2020-10-15
TW202038040A (zh) 2020-10-16
TWI776134B (zh) 2022-09-01
TWI726674B (zh) 2021-05-01
CN111817694A (zh) 2020-10-23
TWI704759B (zh) 2020-09-11
CN111813373B (zh) 2024-02-06
CN111816229B (zh) 2022-07-19
US10985758B2 (en) 2021-04-20
CN111817693B (zh) 2024-02-20
TWI710876B (zh) 2020-11-21
CN111817693A (zh) 2020-10-23
TW202038082A (zh) 2020-10-16
US20200327917A1 (en) 2020-10-15
CN111816235A (zh) 2020-10-23
TW202038224A (zh) 2020-10-16
US11108395B2 (en) 2021-08-31
US10924112B2 (en) 2021-02-16
US20200327946A1 (en) 2020-10-15
TW202038228A (zh) 2020-10-16

Similar Documents

Publication Publication Date Title
TWI724857B (zh) 電源開關電路及電壓選擇電路
US10503189B1 (en) Voltage regulator and dynamic bleeder current circuit
KR100205530B1 (ko) 감지 증폭기
US9819332B2 (en) Circuit for reducing negative glitches in voltage regulator
US20220345114A1 (en) Bias generation circuit, buffer circuit including the bias generation circuit and semiconductor system including the buffer circuit
EP3046239B1 (en) Current generating circuit, current generating method, charge pumping circuit and charge pumping method
US5864254A (en) Differential amplifier circuit with enlarged range for source voltage and semiconductor device using same
US20150381149A1 (en) Semiconductor device
KR100293012B1 (ko) 반도체장치및그의입력회로와출력회로
US10666244B2 (en) Comparator and oscillation circuit
CN111446949B (zh) 上电复位电路和集成电路
CN107404291B (zh) 偏置电路和低噪声放大器
US20170237415A1 (en) Buffer circuit
US11171612B2 (en) Gain modulation circuit
EP0342735B1 (en) Circuit for generating a pulse-shaped signal
US9135960B2 (en) Signal receiver circuit
JP2017169029A (ja) レベルシフト回路、電子機器および集積回路
US7652530B2 (en) Amplifier circuit and method of generating bias voltage in amplifier circuit
KR100338928B1 (ko) 입력 버퍼 회로
US11720127B2 (en) Amplifier and voltage generation circuit including the same
US11843373B2 (en) Buffer circuit capable of reducing noise
US7995449B2 (en) System of sampling interface for an optical pick-up head
US10720199B2 (en) Buffering circuit, and semiconductor apparatus and system including buffering circuit
EP3598644A1 (en) Semiconductor device
KR100939114B1 (ko) 반도체 소자