TWI620293B - 半導體裝置之製造方法 - Google Patents
半導體裝置之製造方法 Download PDFInfo
- Publication number
- TWI620293B TWI620293B TW105144001A TW105144001A TWI620293B TW I620293 B TWI620293 B TW I620293B TW 105144001 A TW105144001 A TW 105144001A TW 105144001 A TW105144001 A TW 105144001A TW I620293 B TWI620293 B TW I620293B
- Authority
- TW
- Taiwan
- Prior art keywords
- wafer
- electrode
- semiconductor
- semiconductor wafer
- manufacturing
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 147
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 34
- 235000012431 wafers Nutrition 0.000 claims abstract description 152
- 239000000758 substrate Substances 0.000 claims abstract description 55
- 238000000034 method Methods 0.000 claims abstract description 37
- 229920005989 resin Polymers 0.000 claims abstract description 18
- 239000011347 resin Substances 0.000 claims abstract description 18
- 238000005476 soldering Methods 0.000 claims abstract 3
- 239000002184 metal Substances 0.000 claims description 38
- 229910052751 metal Inorganic materials 0.000 claims description 38
- 239000000463 material Substances 0.000 claims description 13
- 229910045601 alloy Inorganic materials 0.000 claims description 4
- 239000000956 alloy Substances 0.000 claims description 4
- 229910052802 copper Inorganic materials 0.000 claims description 4
- 229910052737 gold Inorganic materials 0.000 claims description 4
- 229910052759 nickel Inorganic materials 0.000 claims description 4
- 229920006223 adhesive resin Polymers 0.000 claims description 2
- 229910052782 aluminium Inorganic materials 0.000 claims description 2
- 229910052797 bismuth Inorganic materials 0.000 claims description 2
- 229910052738 indium Inorganic materials 0.000 claims description 2
- 229910052763 palladium Inorganic materials 0.000 claims description 2
- 238000007789 sealing Methods 0.000 claims description 2
- 229910052718 tin Inorganic materials 0.000 claims description 2
- 229910052725 zinc Inorganic materials 0.000 claims description 2
- 239000004840 adhesive resin Substances 0.000 claims 1
- 238000001746 injection moulding Methods 0.000 claims 1
- 238000001179 sorption measurement Methods 0.000 claims 1
- 239000000853 adhesive Substances 0.000 description 11
- 238000010586 diagram Methods 0.000 description 9
- 229910000679 solder Inorganic materials 0.000 description 9
- 230000001070 adhesive effect Effects 0.000 description 8
- 239000010410 layer Substances 0.000 description 6
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 230000008018 melting Effects 0.000 description 4
- 238000002844 melting Methods 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 239000012298 atmosphere Substances 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 238000003475 lamination Methods 0.000 description 2
- 238000007747 plating Methods 0.000 description 2
- 238000007711 solidification Methods 0.000 description 2
- 230000008023 solidification Effects 0.000 description 2
- 238000001721 transfer moulding Methods 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 239000012792 core layer Substances 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000010030 laminating Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/18—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68354—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used to support diced chips prior to mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68381—Details of chemical or physical process used for separating the auxiliary support from a device or wafer
- H01L2221/68386—Separation by peeling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/0401—Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/1302—Disposition
- H01L2224/13025—Disposition the bump connector being disposed on a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
- H01L2224/16146—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the bump connector connecting to a via connection in the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
- H01L2224/1701—Structure
- H01L2224/1703—Bump connectors having different sizes, e.g. different diameters, heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
- H01L2224/171—Disposition
- H01L2224/1718—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/17181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81053—Bonding environment
- H01L2224/81054—Composition of the atmosphere
- H01L2224/81065—Composition of the atmosphere being reducing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/818—Bonding techniques
- H01L2224/81801—Soldering or alloying
- H01L2224/81815—Reflow soldering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06517—Bump or bump-like direct electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
- H01L23/3128—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1027—IV
- H01L2924/10272—Silicon Carbide [SiC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/1033—Gallium nitride [GaN]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1431—Logic devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1434—Memory
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1434—Memory
- H01L2924/1435—Random access memory [RAM]
- H01L2924/1438—Flash memory
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
- H01L2924/143—Digital devices
- H01L2924/1434—Memory
- H01L2924/145—Read-only memory [ROM]
- H01L2924/1451—EPROM
- H01L2924/14511—EEPROM
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15313—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a land array, e.g. LGA
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
本發明之實施形態提供一種更高效地以樹脂密封半導體晶片積層體之半導體裝置之製造方法。 實施形態之半導體裝置之製造方法係於具有第1凸塊電極之第1半導體晶片之第1面上,使具有第2凸塊電極及第1貫通電極之第2半導體晶片,以上述第1凸塊電極與上述第1貫通電極重疊之方式積層,於上述第2半導體晶片上,使具有第2貫通電極之第3半導體晶片,以上述第2凸塊電極與上述第2貫通電極重疊之方式積層而形成晶片積層體,且將上述晶片積層體之上述第1及第2凸塊電極,藉由回流焊而機械性連接於上述第1及第2貫通電極,於具有第2面之第1基板上,以上述第1面朝向上述第2面側之方式搭載上述晶片積層體,將上述第2面上及上述第1、第2及第3半導體晶片間以樹脂密封。
Description
本發明之實施形態係關於一種半導體裝置之製造方法。
於NAND(NOR-AND:與非)型快閃記憶體等要求高容量之器件中,已有提出將半導體晶片多段積層且樹脂密封之方法。各半導體晶片為使信號提取之傳遞速度更高速化,以利用TSV(Through Silicon VIA:矽穿孔)方式之積層方式受到關注。
本發明之實施形態提供一種更高效地以樹脂密封半導體晶片積層體之半導體裝置之製造方法。 實施形態之半導體裝置之製造方法係於具有第1凸塊電極之第1半導體晶片之第1面上,使具有第2凸塊電極及第1貫通電極之第2半導體晶片以上述第1凸塊電極與上述第1貫通電極重合之方式積層,於上述第2半導體晶片上,使具有第2貫通電極之第3半導體晶片以上述第2凸塊電極與上述第2貫通電極重合之方式積層而形成晶片積層體,將上述晶片積層體之上述第1及第2凸塊電極藉由回流焊而機械性連接於上述第1及第2貫通電極,於具有第2面之第1基板上,以上述第1面朝向上述第2面側之方式搭載上述晶片積層體,將上述第2面上及上述第1、第2及第3半導體晶片間樹脂密封。
(第1實施形態) 以下,參照圖1至圖7對第1實施形態之半導體裝置進行說明。另,於以下之圖式之記載中,對相同之部分以相同之符號表示。惟圖式為示意性者,厚度與平面尺寸之關係、比例等與實物不同。 圖1係顯示第1實施形態之半導體裝置之構成之剖視圖。如圖1所示,本實施形態之半導體裝置具備包含支持基板1、半導體晶片2、貫通電極3、半導體晶片4(邏輯LSI(Large-scale integrated circuit:大型積體電路))及金屬凸塊5之晶片積層體、配線基板6、及樹脂模具7。 本實施形態之半導體裝置係於配線基板6上覆晶連接包含支持基板1及半導體晶片2之晶片積層體,且以樹脂模塑包含半導體晶片2間在內之配線基板6上之晶片積層體。 支持基板1具有與配線基板6對向之第1面1a、及第1面1a之相反面即第2面1b。於支持基板1之第1面1a,經由接著劑11而接著有半導體晶片2-1。 支持基板1使用例如引線框架等金屬板、矽基板或膜片材料等。接著劑11包含例如晶粒接合膜(die attach film)。 於半導體晶片2-1之與支持基板1相反之面,形成複數個金屬凸塊5,金屬凸塊5係電性連接於形成於半導體晶片2-2之貫通電極3。又,同樣地,半導體晶片2-2之貫通電極3經由金屬凸塊5,而電性連接於形成於半導體晶片2-3之貫通電極3。於半導體晶片2-3之配線基板6側之面上形成有未圖示之再配線。半導體晶片2-3之貫通電極3經由金屬凸塊5而與半導體晶片4電性連接。將支持基板1、半導體晶片2及半導體晶片4合起來成為晶片積層體。 半導體晶片2包含例如NAND型快閃記憶體等記憶體晶片。半導體晶片2、4可使用矽基板、SiC或GaN等基板等,並不特別限定。 設置於半導體晶片2-2、2-3之貫通電極(Through Silicon Via:TSV)3,向半導體晶片2-1、2-2傳送電位或信號。 半導體晶片2與共通之半導體晶片4並聯連接(匯流排連接)。即,對利用貫通電極3而於晶片積層方向形成之共通之資料匯流排,並聯連接有複數條半導體晶片2之資料輸入輸出線。 金屬凸塊5例如使用Au、Ni、Cu、Sn、Bi、Zn、In或其合金。此外,亦可取代金屬凸塊而使用包含Au、Ni、Cu、Al、Pd或其合金之電極墊。 本實施形態之半導體晶片2之個數例如顯示3個,但半導體晶片2之個數並不特別限定。又,金屬凸塊5之個數亦不特別限定。 配線基板6具有樹脂製之絕緣層61及金屬製之配線層62。絕緣層61具有芯層與增層。於配線基板6上,以相對於配線基板6而言半導體晶片4為最近、支持基板1為最遠之方式搭載晶片積層體。 例如於圖1中,配線基板6具有晶片積層體之搭載面即第1面6a、及第1面6a之相反面即第2面6b。於配線基板6之第2面6b形成有外部連接端子9。於將半導體裝置作為BGA(Ball Grid Array:球柵陣列)封裝使用之情況下,外部連接端子9使用具有焊球、焊料鍍覆、鍍Au等之突起端子。於將半導體裝置作為LGA(Land Grid Array:平面柵格陣列)封裝使用之情況下,外部連接端子9使用金屬焊點。 於配線基板6之第1面6a設置內部連接端子10。內部連接端子10例如經由焊料凸塊8等而連接於電極墊2-3a,該電極墊2-3a係設置於除半導體晶片4以外之晶片積層體之最下段之半導體晶片2-3之第1面6a側之面上。內部連接端子10於與晶片積層體連接時作為連接部(連接墊)發揮功能,且經由配線基板6之配線網而與外部連接端子9電性連接。 將位於配線基板6之第1面6a上之晶片積層體、金屬凸塊5及焊料凸塊8整體,以樹脂模具7覆蓋而密封。 另,如圖2所示,亦可於半導體晶片2及4間設置接著劑12,以及於配線基板6與晶片積層體之間設置接著劑13。由此,半導體晶片2間、以及配線基板6與晶片積層體之連接變得牢固,而能夠減少偏移。 其次,就本實施形態之半導體裝置之製造方法進行說明。 圖3至圖7係依製造步驟順序顯示本實施形態之半導體裝置之製造方法之剖視圖。 如圖3(a)所示,於形成有金屬凸塊5之半導體晶片2-1之與形成有金屬凸塊5之面(第1面)為相反側之面上設置接著劑11,而使該半導體晶片2-1接著於支持基板1之第1面1a。 接著,如圖3(b)所示,將預先形成有貫通電極3且具有金屬凸塊5之半導體晶片2-2,積層於半導體晶片2-1上。貫通電極3之形成例如係利用BSV(Back Side VIA:背側通孔)方式之晶圓製程而進行。另,所謂BSV方式係指如下方法:於基板正面形成具有半導體元件與配線之LSI及表電極,且自基板背面朝向配線形成孔洞,於孔洞內埋入金屬,藉此形成TSV。 此處,以形成於半導體晶片2-2之貫通電極3,與形成於半導體晶片2-1之金屬凸塊5沿相對於支持基板1大致垂直之Z軸上下重疊之方式積層。以相同方式將具有貫通電極3之半導體晶片2-3,積層於半導體晶片2-2上(圖4(a))。於半導體晶片2-3之例如與半導體晶片2-2為相反側之面上,具有再配線(未圖示)與電極墊2-3a。另,於半導體晶片2之積層中,亦可使用如下方法:不預先於半導體晶片2-1形成金屬凸塊5,而於半導體晶片2-2及2-3之支持基板1側之面上預先形成金屬凸塊5,且如上述般積層。 接著,如圖4(b)所示,將形成有金屬凸塊5之半導體晶片4積層於半導體晶片2-3上。此時,以例如金屬凸塊5位於半導體晶片2-3之貫通電極3上之方式搭載。另,亦可於半導體晶片2-3之與配線基板6對向之面上形成再配線。於此情況下,於再配線上搭載金屬凸塊5。以此方式完成晶片積層體。 於上述之晶片積層體中,於使各個半導體晶片2積層時之溫度小於金屬凸塊5之熔融溫度下進行,由此使半導體晶片間不機械性連接。由此,於積層半導體晶片時,能夠減少因為反復進行金屬凸塊5之熔融或凝固而導致金屬凸塊5變脆,導致半導體晶片2之連接部斷裂之疑慮。 另,因為如上述般於製造中途不將半導體晶片2間之金屬凸塊5機械性連接,故有於製造步驟中,於半導體晶片2之上下重疊之金屬凸塊5彼此產生位置偏移之疑慮。因此,為防止位置偏移,較佳於積層所有的半導體晶片而形成晶片積層體後且進行樹脂密封之前,進行晶片積層體之還原回流焊。此外,亦可使用如圖2所示般預先於半導體晶片2之表面形成接著劑(具有接著性之樹脂)12,使用接著劑12使半導體晶片之間固定之方法。 接著,如圖5所示,於具有配線之配線基板6之第1面6a之內部連接端子10上形成焊料凸塊8,且將如上述般製造之晶片積層體覆晶安裝於第1面6a。此時,使形成於半導體晶片2-3之電極墊2-3a與配線基板6上之焊料凸塊8與配線基板6重合。又,亦可於覆晶安裝時之溫度小於形成於配線基板6之焊料凸塊8之熔融溫度下進行。 另,亦可使用如下方法:於安裝晶片積層體之前,於配線基板6上預先形成接著劑13,且如圖2所示般使晶片積層體與配線基板6固定。 接著,將搭載有晶片積層體之配線基板6於還原氣氛中加熱,而使半導體晶片之金屬凸塊5及配線基板6之焊料凸塊8熔融。由此,使半導體晶片2之間及晶片積層體與配線基板6電性連接。 接著,如圖6所示,將包含半導體晶片2之間及晶片積層體與配線基板6之間在內之配線基板6上利用轉注成型以樹脂模具7整個密封。 如圖7所示,於配線基板6之第2面6b形成外部連接端子9。最後,將半導體裝置進行斷片(去框)(未圖示)。 以如上所述之方式完成本實施形態之半導體裝置。 根據本實施形態之半導體裝置之製造方法,於形成晶片積層體後,無需以底部填充劑等先於晶片間填充樹脂,可利用轉注成型將整體樹脂整個密封,因此能夠削減步驟數。 此外,於形成晶片積層體時,因為於將所有半導體晶片積層之後藉由曝露於還原氣氛中而先使金屬凸塊與貫通電極連接,故能夠減少因為反復進行金屬凸塊之熔融及凝固而導致金屬凸塊變脆,從而致使半導體晶片之連接部斷裂之疑慮。 (第2實施形態) 其次,一邊參照圖8及圖9一邊就第2實施形態進行說明。 第2實施形態與第1實施形態相比,不同點在於不使用支持基板,除此以外與第1實施形態相同。 圖8係顯示第2實施形態之半導體裝置之構成之剖視圖。如圖8所示,本實施形態之半導體裝置與第1實施形態相比不使用支持基板。即,配線基板上之晶片積層體之最上段為半導體晶片2-1。另,其他構成因為與第1實施形態相同,故省略其說明。 第2實施形態之半導體裝置之製造方法係如圖9(a)所示般於預先形成有金屬凸塊5之半導體晶片2-1上,積層預先形成有貫通電極3及金屬凸塊5之半導體晶片2-2。此時,於相對於半導體晶片2-1大致垂直之Z軸方向上,以半導體晶片2-1之金屬凸塊5與半導體晶片2-2之貫通電極3之位置重合之方式積層。隨後之步驟與第1實施形態相同故省略說明。另,亦可如圖9(b)所示,於半導體晶片2及4間、以及晶片積層體與配線基板6之間使用接著劑12、13。 以上,根據本實施形態之半導體裝置,具有與第1實施形態相同之效果,且進而與第1實施形態相比無需使用支持基板即可形成晶片積層體,故能夠削減步驟數及成本。 其次,一邊參照圖10,一邊對第2實施形態之另一製造方法進行說明。 另一製造方法與第2實施形態之製造方法相比,不同點在於使用帶件材料。另,除此以外與第2實施形態相同。 如圖10(a)所示,準備具有接著性之帶件材料100,於其之上接著形成有金屬凸塊之半導體晶片2-1。帶件材料100例如只要單面具有接著性者,則其形狀或材質不限。其後,與第2實施形態同樣地形成晶片積層體。於將晶片積層體之金屬凸塊藉由還原氣氛等電性連接之後,使帶件材料100自晶片積層體剝離。帶件材料100之剝離使用例如拾取工具A及吸附工具B等。 圖10(b)中顯示使用拾取工具A及吸附工具B之帶件材料100之剝離方法。利用拾取工具A將晶片積層體頂起,並利用吸附工具B吸附晶片積層體之半導體晶片4,由此能夠使帶件材料100自晶片積層體剝離。另,此時所吸附之半導體晶片亦可為半導體晶片2。其後之製造方法如同第2實施形態所示。 以上,根據本實施形態之半導體裝置之另一製造方法,具有與第1實施形態相同之效果,且進而與第1實施形態相比,由於是之後使帶件材料剝離,故能夠削減半導體裝置之面積。 雖已對本發明之若干實施形態進行說明,但該等實施形態係作為例子而提出,並非意圖限定發明之範圍。該等新穎之實施形態可以其他各種方式實施,可於不脫離發明之主旨之範圍內進行各種省略、置換、變更。該等實施形態及其變化包含於發明之範圍或主旨內,並且包含於發明申請專利範圍所記載之發明及其均等之範圍內。 [相關申請案] 本申請案主張日本專利申請案第2016-176671號(申請日:2016年9月9日)之優先權。該案之全文以引用的方式併入本文中。
1 支持基板 1a 第1面 1b 第2面 2 半導體晶片 2-1 半導體晶片 2-2 半導體晶片 2-3 半導體晶片 2-3a 電極墊 3 貫通電極 4 半導體晶片(邏輯LSI) 5 金屬凸塊 6 配線基板 6a 第1面 6b 第2面 7 樹脂模具 8 焊料凸塊 9 外部連接端子 10 內部連接端子 11 接著劑 12 接著劑 13 接著劑 61 絕緣層 62 配線層 100 帶件材料 A 拾取工具 B 吸附工具
圖1係顯示第1實施形態之半導體裝置之構成之剖視圖。 圖2係顯示第1實施形態之半導體裝置之構成之剖視圖。 圖3(a)及(b)係說明第1實施形態之半導體裝置之製造方法之圖。 圖4(a)及(b)係說明第1實施形態之半導體裝置之製造方法之圖。 圖5係說明第1實施形態之半導體裝置之製造方法之圖。 圖6係說明第1實施形態之半導體裝置之製造方法之圖。 圖7係說明第1實施形態之半導體裝置之製造方法之圖。 圖8係顯示第2實施形態之半導體裝置之構成之圖。 圖9(a)及(b)係說明第2實施形態之半導體裝置之製造方法之圖。 圖10(a)及(b)係說明第2實施形態之半導體裝置之製造方法之圖。
Claims (9)
- 一種半導體裝置之製造方法,其係於具有第1凸塊電極之第1半導體晶片之第1面上,使具有第2凸塊電極及第1貫通電極之第2半導體晶片,以上述第1凸塊電極與上述第1貫通電極重疊之方式積層; 於上述第2半導體晶片上,使具有第2貫通電極之第3半導體晶片,以上述第2凸塊電極與上述第2貫通電極重疊之方式積層而形成晶片積層體; 將上述晶片積層體之上述第1及第2凸塊電極,藉由回流焊而機械性連接於上述第1及第2貫通電極; 於具有第2面之第1基板上,以上述第1面朝向上述第2面側之方式搭載上述晶片積層體; 將上述第2面上及上述第1、第2及第3半導體晶片間以樹脂密封。
- 一種半導體裝置之製造方法,其係於第1半導體晶片之第1面上,使具有第1凸塊電極及第1貫通電極之第2半導體晶片,以上述第1凸塊電極與上述第1面相接之方式積層; 於上述第2半導體晶片上,使具有第2凸塊電極及第2貫通電極之第3半導體晶片,以上述第2凸塊電極與上述第1貫通電極重疊之方式積層而形成晶片積層體; 將上述晶片積層體之上述第1及第2凸塊電極,藉由回流焊而機械性連接於上述第1及第2貫通電極; 於具有第2面之第1基板上,以上述第1面朝向上述第2面側之方式搭載上述晶片積層體; 將上述第2面上及上述第1、第2及第3半導體晶片間以樹脂密封。
- 如請求項1或2之半導體裝置之製造方法,其中 於上述第1半導體晶片之上述第1面之相反面,介隔第1樹脂而設置第2基板。
- 如請求項1或2之半導體裝置之製造方法,其中 使上述第1半導體晶片之上述第1面之相反面接著帶件材料。
- 如請求項1或2之半導體裝置之製造方法,其中 上述回流焊係於還原環境中進行。
- 如請求項1或2之半導體裝置之製造方法,其中 上述樹脂密封係藉由轉注成型進行。
- 如請求項1或2之半導體裝置之製造方法,其中 上述第1及第2凸塊電極係包含Au、Ni、Cu、Sn、Bi、Zn、In及其合金之任一者之金屬凸塊,或包含Au、Ni、Cu、Al、Pd及其合金之任一者之電極墊。
- 如請求項4之半導體裝置之製造方法,其中 於形成上述晶片積層體後, 使用拾取工具或吸附工具剝離上述帶件材料。
- 如請求項1或2之半導體裝置之製造方法,其中 於上述第1、第2及第3半導體晶片間、或上述晶片積層體及上述第1基板之間進而具有接著樹脂。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016176671A JP6753743B2 (ja) | 2016-09-09 | 2016-09-09 | 半導体装置の製造方法 |
JP2016-176671 | 2016-09-09 |
Publications (2)
Publication Number | Publication Date |
---|---|
TW201810566A TW201810566A (zh) | 2018-03-16 |
TWI620293B true TWI620293B (zh) | 2018-04-01 |
Family
ID=61560999
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW105144001A TWI620293B (zh) | 2016-09-09 | 2016-12-29 | 半導體裝置之製造方法 |
Country Status (4)
Country | Link |
---|---|
US (2) | US10600773B2 (zh) |
JP (1) | JP6753743B2 (zh) |
CN (1) | CN107808880B (zh) |
TW (1) | TWI620293B (zh) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102499518B1 (ko) * | 2016-09-12 | 2023-02-14 | 삼성전자주식회사 | 반도체 패키지용 실장 기판, 이를 포함하는 반도체 패키지 및 반도체 패키지의 제조 방법 |
JP7144951B2 (ja) * | 2018-03-20 | 2022-09-30 | キオクシア株式会社 | 半導体装置 |
JP7045891B2 (ja) * | 2018-03-20 | 2022-04-01 | キオクシア株式会社 | 半導体製造方法、半導体製造装置及び半導体装置 |
JP2019169565A (ja) * | 2018-03-22 | 2019-10-03 | 東芝メモリ株式会社 | 半導体装置 |
JP6989426B2 (ja) * | 2018-03-22 | 2022-01-05 | キオクシア株式会社 | 半導体装置およびその製造方法 |
JP2021044278A (ja) * | 2019-09-06 | 2021-03-18 | キオクシア株式会社 | 半導体装置 |
JP2021129083A (ja) | 2020-02-17 | 2021-09-02 | キオクシア株式会社 | 半導体装置およびその製造方法 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200421571A (en) * | 2003-04-01 | 2004-10-16 | Renesas Tech Corp | Semiconductor device |
TW201248800A (en) * | 2011-02-18 | 2012-12-01 | Furukawa Electric Co Ltd | Wiring substrate, method for manufacturing same, and semiconductor device |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100570514B1 (ko) * | 2004-06-18 | 2006-04-13 | 삼성전자주식회사 | 웨이퍼 레벨 칩 스택 패키지 제조 방법 |
US7982297B1 (en) * | 2007-03-06 | 2011-07-19 | Amkor Technology, Inc. | Stackable semiconductor package having partially exposed semiconductor die and method of fabricating the same |
JP2008258522A (ja) | 2007-04-09 | 2008-10-23 | Renesas Technology Corp | 半導体装置の製造方法 |
US7824960B2 (en) * | 2007-05-22 | 2010-11-02 | United Test And Assembly Center Ltd. | Method of assembling a silicon stack semiconductor package |
JP2010251347A (ja) * | 2009-04-10 | 2010-11-04 | Elpida Memory Inc | 半導体装置の製造方法 |
JP2012069903A (ja) * | 2010-08-27 | 2012-04-05 | Elpida Memory Inc | 半導体装置及びその製造方法 |
US8710654B2 (en) * | 2011-05-26 | 2014-04-29 | Kabushiki Kaisha Toshiba | Semiconductor device and manufacturing method thereof |
TWI469312B (zh) * | 2012-03-09 | 2015-01-11 | Ind Tech Res Inst | 晶片堆疊結構及其製作方法 |
JP5847749B2 (ja) * | 2013-03-21 | 2016-01-27 | 株式会社東芝 | 積層型半導体装置の製造方法 |
JP2015018870A (ja) | 2013-07-09 | 2015-01-29 | マイクロン テクノロジー, インク. | 半導体装置の製造方法 |
JP2015053406A (ja) | 2013-09-09 | 2015-03-19 | 株式会社東芝 | 半導体装置 |
JP2015056563A (ja) * | 2013-09-12 | 2015-03-23 | 株式会社東芝 | 半導体装置およびその製造方法 |
JP2015177062A (ja) * | 2014-03-14 | 2015-10-05 | 株式会社東芝 | 半導体装置の製造方法および半導体装置 |
JP2015177007A (ja) * | 2014-03-14 | 2015-10-05 | 株式会社東芝 | 半導体装置の製造方法及び半導体装置 |
JP6031060B2 (ja) | 2014-03-31 | 2016-11-24 | 信越化学工業株式会社 | 半導体装置、積層型半導体装置、封止後積層型半導体装置、及びこれらの製造方法 |
JP2016062995A (ja) * | 2014-09-16 | 2016-04-25 | 株式会社東芝 | 半導体装置および半導体装置の製造方法 |
JP6276151B2 (ja) | 2014-09-17 | 2018-02-07 | 東芝メモリ株式会社 | 半導体装置 |
JP6495692B2 (ja) * | 2015-03-11 | 2019-04-03 | 東芝メモリ株式会社 | 半導体装置及びその製造方法 |
US9659917B1 (en) * | 2015-12-11 | 2017-05-23 | Micron Technology, Inc. | Apparatuses and methods for forming die stacks |
-
2016
- 2016-09-09 JP JP2016176671A patent/JP6753743B2/ja active Active
- 2016-12-29 TW TW105144001A patent/TWI620293B/zh active
-
2017
- 2017-01-24 CN CN201710054525.7A patent/CN107808880B/zh active Active
- 2017-03-01 US US15/445,988 patent/US10600773B2/en active Active
-
2020
- 2020-02-18 US US16/793,323 patent/US10903200B2/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW200421571A (en) * | 2003-04-01 | 2004-10-16 | Renesas Tech Corp | Semiconductor device |
TW201248800A (en) * | 2011-02-18 | 2012-12-01 | Furukawa Electric Co Ltd | Wiring substrate, method for manufacturing same, and semiconductor device |
Also Published As
Publication number | Publication date |
---|---|
JP2018041906A (ja) | 2018-03-15 |
CN107808880A (zh) | 2018-03-16 |
US10600773B2 (en) | 2020-03-24 |
TW201810566A (zh) | 2018-03-16 |
CN107808880B (zh) | 2021-06-11 |
US20180076187A1 (en) | 2018-03-15 |
JP6753743B2 (ja) | 2020-09-09 |
US20200185373A1 (en) | 2020-06-11 |
US10903200B2 (en) | 2021-01-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI620293B (zh) | 半導體裝置之製造方法 | |
US10867897B2 (en) | PoP device | |
JP5847749B2 (ja) | 積層型半導体装置の製造方法 | |
US20080157328A1 (en) | Semiconductor device and method for manufacturing same | |
US9640414B2 (en) | Method of manufacturing semiconductor device | |
US10553560B2 (en) | Semiconductor device having multiple semiconductor chips laminated together and electrically connected | |
US9633966B2 (en) | Stacked semiconductor package and manufacturing method thereof | |
TW201515166A (zh) | 半導體封裝及製造其之方法 | |
KR20120058118A (ko) | 적층 패키지의 제조 방법, 및 이에 의하여 제조된 적층 패키지의 실장 방법 | |
KR101474189B1 (ko) | 집적회로 패키지 | |
JP5547703B2 (ja) | 半導体装置の製造方法 | |
TWI547217B (zh) | 微電子封裝體及用於製造微電子封裝體之方法 | |
TWI676266B (zh) | 半導體裝置及其製造方法 | |
TWI688067B (zh) | 半導體裝置及其製造方法 | |
KR100673379B1 (ko) | 적층 패키지와 그 제조 방법 | |
TWI550731B (zh) | 晶片封裝製程及晶片封裝 | |
JP2012099693A (ja) | 半導体装置の製造方法 | |
WO2013051182A1 (ja) | 半導体装置及びその製造方法 | |
JP2015222837A (ja) | 半導体装置 | |
JP2014225546A (ja) | 半導体装置の製造方法 |