TW200536947A - A method for extending time between chamber cleaning process - Google Patents

A method for extending time between chamber cleaning process Download PDF

Info

Publication number
TW200536947A
TW200536947A TW094110235A TW94110235A TW200536947A TW 200536947 A TW200536947 A TW 200536947A TW 094110235 A TW094110235 A TW 094110235A TW 94110235 A TW94110235 A TW 94110235A TW 200536947 A TW200536947 A TW 200536947A
Authority
TW
Taiwan
Prior art keywords
processing chamber
substrate
processing
film
patent application
Prior art date
Application number
TW094110235A
Other languages
English (en)
Chinese (zh)
Inventor
Raymand Joe
John Gumpher
Anthony Dip
Original Assignee
Tokyo Electron Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Ltd filed Critical Tokyo Electron Ltd
Publication of TW200536947A publication Critical patent/TW200536947A/zh

Links

Classifications

    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/44Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
    • C23C16/4401Means for minimising impurities, e.g. dust, moisture or residual gas, in the reaction chamber
    • C23C16/4404Coatings or surface treatment on the inside of the reaction chamber or on parts thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/0217Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02205Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
    • H01L21/02208Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
    • H01L21/02211Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound being a silane, e.g. disilane, methylsilane or chlorosilane
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02205Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition
    • H01L21/02208Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si
    • H01L21/02219Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being characterised by the precursor material for deposition the precursor containing a compound comprising Si the compound comprising silicon and nitrogen
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02225Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
    • H01L21/0226Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process
    • H01L21/02263Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase
    • H01L21/02271Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition
    • H01L21/0228Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a deposition process deposition from the gas or vapour phase deposition by decomposition or reaction of gaseous or vapour phase compounds, i.e. chemical vapour deposition deposition by cyclic CVD, e.g. ALD, ALE, pulsed CVD

Landscapes

  • Chemical & Material Sciences (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Engineering & Computer Science (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Chemical Vapour Deposition (AREA)
  • Drying Of Semiconductors (AREA)
TW094110235A 2004-03-31 2005-03-31 A method for extending time between chamber cleaning process TW200536947A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/814,713 US7604841B2 (en) 2004-03-31 2004-03-31 Method for extending time between chamber cleaning processes

Publications (1)

Publication Number Publication Date
TW200536947A true TW200536947A (en) 2005-11-16

Family

ID=34960384

Family Applications (1)

Application Number Title Priority Date Filing Date
TW094110235A TW200536947A (en) 2004-03-31 2005-03-31 A method for extending time between chamber cleaning process

Country Status (4)

Country Link
US (1) US7604841B2 (enExample)
JP (1) JP5219505B2 (enExample)
TW (1) TW200536947A (enExample)
WO (1) WO2005104207A1 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108165953A (zh) * 2017-12-25 2018-06-15 上海华力微电子有限公司 改善hto厚度稳定性的方法

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4426518B2 (ja) * 2005-10-11 2010-03-03 東京エレクトロン株式会社 処理装置
JP4866658B2 (ja) * 2006-05-23 2012-02-01 東京エレクトロン株式会社 半導体製造装置
JP4245012B2 (ja) * 2006-07-13 2009-03-25 東京エレクトロン株式会社 処理装置及びこのクリーニング方法
JP5008957B2 (ja) * 2006-11-30 2012-08-22 東京エレクトロン株式会社 シリコン窒化膜の形成方法、形成装置、形成装置の処理方法及びプログラム
KR100809852B1 (ko) * 2007-05-17 2008-03-04 (주)엘오티베큠 일체형 진공발생장치
CN102270579A (zh) * 2010-06-04 2011-12-07 中芯国际集成电路制造(上海)有限公司 一种遮挡晶片制备方法
US8590705B2 (en) * 2010-06-11 2013-11-26 Air Products And Chemicals, Inc. Cylinder surface treated container for monochlorosilane
JP2014209558A (ja) * 2013-03-27 2014-11-06 東京エレクトロン株式会社 シリコン酸化膜の形成方法、及び、シリコン酸化膜の形成装置
US9828672B2 (en) 2015-03-26 2017-11-28 Lam Research Corporation Minimizing radical recombination using ALD silicon oxide surface coating with intermittent restoration plasma
US10121655B2 (en) 2015-11-20 2018-11-06 Applied Materials, Inc. Lateral plasma/radical source
CN107099782A (zh) * 2016-02-23 2017-08-29 常州国成新材料科技有限公司 一种制备石墨烯、六角氮化硼等薄膜材料的化学气相沉积装置
JP6648627B2 (ja) 2016-04-27 2020-02-14 三菱電機株式会社 炭化珪素エピタキシャルウエハの製造方法、炭化珪素半導体装置の製造方法及び炭化珪素エピタキシャルウエハの製造装置
US10760158B2 (en) 2017-12-15 2020-09-01 Lam Research Corporation Ex situ coating of chamber components for semiconductor processing
US12060636B2 (en) * 2018-09-21 2024-08-13 Lam Research Corporation Method for conditioning a plasma processing chamber
SG11202103979UA (en) * 2018-10-19 2021-05-28 Lam Res Corp In situ protective coating of chamber components for semiconductor processing
JP7076499B2 (ja) * 2020-06-22 2022-05-27 株式会社Kokusai Electric 基板処理装置、半導体装置の製造方法およびプログラム
CN113889403A (zh) * 2021-12-08 2022-01-04 陕西亚成微电子股份有限公司 一种栅氧化层生长方法
CN116043190A (zh) * 2022-11-02 2023-05-02 长鑫存储技术有限公司 二氧化硅薄膜及其预沉积方法、半导体结构

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2605465B2 (ja) * 1990-08-31 1997-04-30 日本電気株式会社 容量絶縁膜の形成方法
EP0608633B1 (en) * 1993-01-28 1999-03-03 Applied Materials, Inc. Method for multilayer CVD processing in a single chamber
JPH09167755A (ja) * 1995-12-15 1997-06-24 Nec Corp プラズマ酸化膜処理装置
US5824375A (en) * 1996-10-24 1998-10-20 Applied Materials, Inc. Decontamination of a plasma reactor using a plasma after a chamber clean
US6950193B1 (en) * 1997-10-28 2005-09-27 Rockwell Automation Technologies, Inc. System for monitoring substrate conditions
US6090705A (en) * 1998-01-20 2000-07-18 Tokyo Electron Limited Method of eliminating edge effect in chemical vapor deposition of a metal
JP3959203B2 (ja) * 1999-05-21 2007-08-15 新日本無線株式会社 半導体装置の製造方法
TW440952B (en) * 1999-07-12 2001-06-16 Lam Res Co Ltd Waferless clean process of dry etcher
US6426015B1 (en) * 1999-12-14 2002-07-30 Applied Materials, Inc. Method of reducing undesired etching of insulation due to elevated boron concentrations
US6468903B2 (en) 2000-11-15 2002-10-22 Asm International N.V. Pre-treatment of reactor parts for chemical vapor deposition reactors
JP2002158218A (ja) * 2000-11-21 2002-05-31 Toshiba Corp 成膜方法
US6413321B1 (en) * 2000-12-07 2002-07-02 Applied Materials, Inc. Method and apparatus for reducing particle contamination on wafer backside during CVD process
US6805952B2 (en) 2000-12-29 2004-10-19 Lam Research Corporation Low contamination plasma chamber components and methods for making the same
US6589868B2 (en) 2001-02-08 2003-07-08 Applied Materials, Inc. Si seasoning to reduce particles, extend clean frequency, block mobile ions and increase chamber throughput
JP4700236B2 (ja) 2001-08-03 2011-06-15 株式会社日立国際電気 半導体装置の製造方法および基板処理装置
JP4897159B2 (ja) 2001-08-03 2012-03-14 株式会社日立国際電気 半導体装置の製造方法
JP2003100743A (ja) 2001-09-26 2003-04-04 Hitachi Kokusai Electric Inc 半導体デバイスの製造方法
JP2003188159A (ja) * 2001-12-19 2003-07-04 Seiko Epson Corp Cvd装置及び半導体装置の製造方法
JP2004153066A (ja) * 2002-10-31 2004-05-27 Fujitsu Ltd 半導体装置の製造方法
US7371427B2 (en) * 2003-05-20 2008-05-13 Applied Materials, Inc. Reduction of hillocks prior to dielectric barrier deposition in Cu damascene
US20060093756A1 (en) * 2004-11-03 2006-05-04 Nagarajan Rajagopalan High-power dielectric seasoning for stable wafer-to-wafer thickness uniformity of dielectric CVD films

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108165953A (zh) * 2017-12-25 2018-06-15 上海华力微电子有限公司 改善hto厚度稳定性的方法
CN108165953B (zh) * 2017-12-25 2020-06-30 上海华力微电子有限公司 改善hto厚度稳定性的方法

Also Published As

Publication number Publication date
WO2005104207A1 (en) 2005-11-03
JP2007531304A (ja) 2007-11-01
US20050221001A1 (en) 2005-10-06
JP5219505B2 (ja) 2013-06-26
US7604841B2 (en) 2009-10-20

Similar Documents

Publication Publication Date Title
TW200536947A (en) A method for extending time between chamber cleaning process
US9640387B2 (en) Method of manufacturing semiconductor device, substrate processing apparatus, and recording medium
TWI831756B (zh) 形成金屬薄膜的方法及儀器
TWI716511B (zh) 用於鎢原子層沉積製程作為成核層之正形非晶矽
TWI542723B (zh) The method of manufacturing a semiconductor device, a substrate processing apparatus and a recording medium
TWI273628B (en) Formation of a metal-containing film by sequential gas exposure in a batch type processing system
CN113366144B (zh) 金属膜的沉积
TW201123305A (en) Method for improving adhesion of low resistivity tungsten/tungsten nitride layers
JP2009144242A (ja) 低抵抗率タングステン膜の均一性および接着性を高める方法
JP2018152560A (ja) 触媒制御を用いる酸化シリコン上への窒化シリコンの選択的堆積
TW201618189A (zh) 矽氧化物之沉積方法
TW200837813A (en) Method of film deposition and apparatus for treating substrate
JPH11238698A (ja) 原子層蒸着工程を用いた金属層形成方法
TW201016886A (en) Substrate processing apparatus and method of manufacturing semiconductor device
TW202117054A (zh) 於製程腔室表面或部件上形成保護塗層之方法
JP2011192680A (ja) 低抵抗率およびロバストな微接着特性を有するタングステン薄膜の成膜方法
KR20220052996A (ko) 금속 증착
KR102410555B1 (ko) 기판 처리 방법 및 성막 시스템
TWI273657B (en) A method of forming a tantalum-containing gate electrode structure
JP6902958B2 (ja) シリコン膜の形成方法および形成装置
TW200538573A (en) A method for processing a substrate
JP2013093525A (ja) 成膜装置及びその運用方法
TWI541836B (zh) 用於沉積具有低電阻率及堅固微黏附特性之鎢薄膜之方法
CN114864662B (zh) 基于TiN/TaN模板的肖特基结构及其制备方法和应用
JP2002093807A (ja) 半導体装置の製造方法