SG50702A1 - Semiconductor device having an improved lead arrangement and method for manufacturing the same - Google Patents

Semiconductor device having an improved lead arrangement and method for manufacturing the same

Info

Publication number
SG50702A1
SG50702A1 SG1996009104A SG1996009104A SG50702A1 SG 50702 A1 SG50702 A1 SG 50702A1 SG 1996009104 A SG1996009104 A SG 1996009104A SG 1996009104 A SG1996009104 A SG 1996009104A SG 50702 A1 SG50702 A1 SG 50702A1
Authority
SG
Singapore
Prior art keywords
manufacturing
semiconductor device
same
lead arrangement
improved lead
Prior art date
Application number
SG1996009104A
Other languages
English (en)
Inventor
Hiroshi Harada
Susumu Harada
Kazuichi Komenaka
Original Assignee
Toshiba Kk
Toshiba Micro Electronics
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Kk, Toshiba Micro Electronics filed Critical Toshiba Kk
Publication of SG50702A1 publication Critical patent/SG50702A1/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/02—Containers; Seals
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49503—Lead-frames or other flat leads characterised by the die pad
    • H01L23/4951—Chip-on-leads or leads-on-chip techniques, i.e. inner lead fingers being used as die pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3135—Double encapsulation or coating and encapsulation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49537—Plurality of lead frames mounted in one device
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495—Lead-frames or other flat leads
    • H01L23/49541—Geometry of the lead-frame
    • H01L23/49544—Deformation absorbing parts in the lead frame plane, e.g. meanderline shape
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/3201—Structure
    • H01L2224/32012—Structure relative to the bonding area, e.g. bond pad
    • H01L2224/32014—Structure relative to the bonding area, e.g. bond pad the layer connector being smaller than the bonding area, e.g. bond pad
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/4826—Connecting between the body and an opposite side of the item with respect to the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484—Connecting portions
    • H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732—Location after the connecting process
    • H01L2224/73251—Location after the connecting process on different surfaces
    • H01L2224/73265—Layer and wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01078—Platinum [Pt]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Wire Bonding (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Die Bonding (AREA)
SG1996009104A 1988-08-06 1989-07-31 Semiconductor device having an improved lead arrangement and method for manufacturing the same SG50702A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63196453A JP2522524B2 (ja) 1988-08-06 1988-08-06 半導体装置の製造方法

Publications (1)

Publication Number Publication Date
SG50702A1 true SG50702A1 (en) 1998-07-20

Family

ID=16358064

Family Applications (2)

Application Number Title Priority Date Filing Date
SG1996009104A SG50702A1 (en) 1988-08-06 1989-07-31 Semiconductor device having an improved lead arrangement and method for manufacturing the same
SG1996003194A SG47613A1 (en) 1988-08-06 1989-07-31 Semiconductor device having an improved lead arrangement and method for manufacturing the same

Family Applications After (1)

Application Number Title Priority Date Filing Date
SG1996003194A SG47613A1 (en) 1988-08-06 1989-07-31 Semiconductor device having an improved lead arrangement and method for manufacturing the same

Country Status (7)

Country Link
US (1) US5198883A (fr)
EP (2) EP0610971B1 (fr)
JP (1) JP2522524B2 (fr)
KR (1) KR920008254B1 (fr)
DE (2) DE68929251T2 (fr)
MY (1) MY105095A (fr)
SG (2) SG50702A1 (fr)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2708191B2 (ja) * 1988-09-20 1998-02-04 株式会社日立製作所 半導体装置
KR0158868B1 (ko) * 1988-09-20 1998-12-01 미다 가쓰시게 반도체장치
JPH0650749B2 (ja) * 1989-06-28 1994-06-29 株式会社東芝 半導体装置及びその製造方法
US5278101A (en) * 1989-06-28 1994-01-11 Kabushiki Kaisha Toshiba Semiconductor device and method for manufacturing the same
JPH0693469B2 (ja) * 1989-11-28 1994-11-16 株式会社東芝 樹脂封止型半導体装置
JP2509422B2 (ja) * 1991-10-30 1996-06-19 三菱電機株式会社 半導体装置及びその製造方法
DE69231290D1 (de) * 1991-12-27 2000-08-31 Fujitsu Ltd Halbleitervorrichtung und Verfahren zu ihrer Herstellung
JPH05206354A (ja) * 1992-01-24 1993-08-13 Mitsubishi Electric Corp 半導体圧力センサおよびその製造方法
DE4345303C2 (de) * 1992-06-05 2003-12-04 Mitsubishi Electric Corp Zuführungsdraht-Rahmen zur Verwendung bei der Herstellung einer Halbleitervorrichtung mit LOC-Struktur und Verfahren zur Herstellung einer Halbleitervorrichtung mit LOC-Struktur
JP3088193B2 (ja) * 1992-06-05 2000-09-18 三菱電機株式会社 Ｌｏｃ構造を有する半導体装置の製造方法並びにこれに使用するリードフレーム
DE69322334T2 (de) * 1992-09-09 1999-06-02 Texas Instruments Inc., Dallas, Tex. Leiterrahmen mit reduzierter Kapazitanz für Leiter-auf-Chip-Packung
US5661336A (en) * 1994-05-03 1997-08-26 Phelps, Jr.; Douglas Wallace Tape application platform and processes therefor
US5719436A (en) * 1995-03-13 1998-02-17 Intel Corporation Package housing multiple semiconductor dies
US5811875A (en) * 1995-06-29 1998-09-22 Samsung Electronics Co., Ltd. Lead frames including extended tie-bars, and semiconductor chip packages using same
JP3426804B2 (ja) * 1995-09-20 2003-07-14 三菱電機株式会社 半導体装置用リードフレームおよび半導体装置
JP3299421B2 (ja) * 1995-10-03 2002-07-08 三菱電機株式会社 電力用半導体装置の製造方法およびリードフレーム
US5770479A (en) * 1996-01-11 1998-06-23 Micron Technology, Inc. Bonding support for leads-over-chip process
DE19704385C2 (de) * 1996-02-09 1998-04-09 Mci Computer Gmbh Verfahren zum Verbinden von Halbleiterchips mit einem Anschlußrahmen
US6072228A (en) * 1996-10-25 2000-06-06 Micron Technology, Inc. Multi-part lead frame with dissimilar materials and method of manufacturing
JP2877122B2 (ja) * 1997-01-20 1999-03-31 ソニー株式会社 半導体装置及びリードフレーム
JP3487173B2 (ja) 1997-05-26 2004-01-13 セイコーエプソン株式会社 Ｔａｂ用テープキャリア、集積回路装置及び電子機器
US6087195A (en) * 1998-10-15 2000-07-11 Handy & Harman Method and system for manufacturing lamp tiles
US6265761B1 (en) * 1999-05-07 2001-07-24 Maxim Integrated Products, Inc. Semiconductor devices with improved lead frame structures
GB2350720A (en) * 1999-06-04 2000-12-06 Cts Comp Technology System Cor Coupling terminals of a lead frame
KR100621990B1 (ko) * 1999-07-09 2006-09-12 삼성전자주식회사 반도체 패키지 및 그 제조 방법
US6576988B2 (en) * 1999-08-30 2003-06-10 Micron Technology, Inc. Semiconductor package
KR100355794B1 (ko) * 1999-10-15 2002-10-19 앰코 테크놀로지 코리아 주식회사 리드프레임 및 이를 이용한 반도체패키지
US6762067B1 (en) * 2000-01-18 2004-07-13 Fairchild Semiconductor Corporation Method of packaging a plurality of devices utilizing a plurality of lead frames coupled together by rails
TW454314B (en) * 2000-05-30 2001-09-11 Gen Semiconductor Of Taiwan Lt Semiconductor device packaging assembly and method for manufacturing the same
JP2002076233A (ja) * 2000-09-04 2002-03-15 Mitsubishi Electric Corp 半導体装置
JP2002176130A (ja) * 2000-12-08 2002-06-21 Mitsubishi Electric Corp 封止型半導体装置およびそれに用いられるリードフレーム
KR101092616B1 (ko) * 2008-04-29 2011-12-13 일진머티리얼즈 주식회사 전자 부품용 금속 프레임
CN114334750B (zh) * 2022-03-09 2022-06-07 宁波德洲精密电子有限公司 引线框架的封装结构及其封装工艺

Family Cites Families (35)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52127756A (en) * 1976-04-19 1977-10-26 Nec Corp Semiconductor unit
JPS53132975A (en) * 1977-04-26 1978-11-20 Toshiba Corp Semiconductor device
JPS568862A (en) * 1979-07-04 1981-01-29 Nec Corp Manufacture of lead frame for semiconductor device
JPS5624959A (en) * 1979-08-07 1981-03-10 Nec Kyushu Ltd Semiconductor lead frame
US4330790A (en) * 1980-03-24 1982-05-18 National Semiconductor Corporation Tape operated semiconductor device packaging
JPS5737841A (en) * 1980-08-18 1982-03-02 Toshiba Corp Semiconductor device
JPS5875863A (ja) * 1981-10-13 1983-05-07 フエアチヤイルド・カメラ・アンド・インストルメント・コ−ポレ−シヨン ハイブリツド回路モジユ−ル及びその製造方法
JPS58154241A (ja) * 1982-03-10 1983-09-13 Hitachi Ltd 半導体装置及びその製法
JPS5966157A (ja) * 1982-10-08 1984-04-14 Fujitsu Ltd 半導体装置及びその製造方法
US4441118A (en) * 1983-01-13 1984-04-03 Olin Corporation Composite copper nickel alloys with improved solderability shelf life
JPS6037253U (ja) * 1983-08-23 1985-03-14 日本電気株式会社 半導体装置
US4563811A (en) * 1983-10-28 1986-01-14 At&T Technologies, Inc. Method of making a dual-in-line package
JPS60120543A (ja) * 1983-12-05 1985-06-28 Hitachi Ltd 半導体装置およびそれに用いるリ−ドフレ−ム
JPS60189958A (ja) * 1984-03-09 1985-09-27 Nec Kansai Ltd 半導体装置
JPS6132452A (ja) * 1984-07-25 1986-02-15 Hitachi Ltd リ−ドフレ−ムとそれを用いた電子装置
JPS61160957A (ja) * 1985-01-09 1986-07-21 Miyota Seimitsu Kk リ−ドフレ−ム
JPS6240752A (ja) * 1985-08-16 1987-02-21 Fujitsu Ltd 半導体装置
JPS6285453A (ja) * 1985-10-09 1987-04-18 Sumitomo Metal Mining Co Ltd Ｉｃ用リ−ドフレ−ム材
JPS6288349A (ja) * 1985-10-15 1987-04-22 Toshiba Corp 半導体装置用金属フレ−ムの抵抗溶接方法
JPS62142388A (ja) * 1985-12-17 1987-06-25 Mitsubishi Electric Corp 半導体レ−ザ装置
JPS62142338A (ja) * 1985-12-17 1987-06-25 Shinko Electric Ind Co Ltd 半導体装置用パツケ−ジ
JPS6315454A (ja) * 1986-07-08 1988-01-22 Fujitsu Ltd 半導体装置用リ−ドフレ−ム
JPS6331149A (ja) * 1986-07-25 1988-02-09 Fujitsu Ltd 半導体装置
JPS6344750A (ja) * 1986-08-12 1988-02-25 Shinko Electric Ind Co Ltd 樹脂封止型半導体装置の製造方法およびこれに用いるリ−ドフレ−ム
JPS6395639A (ja) * 1986-10-09 1988-04-26 Mitsubishi Electric Corp テ−プキヤリア
US4803540A (en) * 1986-11-24 1989-02-07 American Telephone And Telegraph Co., At&T Bell Labs Semiconductor integrated circuit packages
US4791473A (en) * 1986-12-17 1988-12-13 Fairchild Semiconductor Corporation Plastic package for high frequency semiconductor devices
US4835120A (en) * 1987-01-12 1989-05-30 Debendra Mallik Method of making a multilayer molded plastic IC package
US4796078A (en) * 1987-06-15 1989-01-03 International Business Machines Corporation Peripheral/area wire bonding technique
JPH0834281B2 (ja) * 1987-09-10 1996-03-29 松下電子工業株式会社 半導体装置
JPH01123427A (ja) * 1987-11-06 1989-05-16 Mitsubishi Electric Corp 樹脂封止形の半導体装置
JPH0724275B2 (ja) * 1987-11-06 1995-03-15 三菱電機株式会社 半導体装置
JP2862557B2 (ja) * 1989-03-20 1999-03-03 宮崎沖電気株式会社 半導体装置
WO1990015438A1 (fr) * 1989-06-08 1990-12-13 Unistructure, Inc. Structure de dispositif de conducteur-poutres et semi-conducteurs et methode de fabrication de structure integreee
JP2569939B2 (ja) * 1989-10-23 1997-01-08 日本電気株式会社 樹脂封止型半導体装置

Also Published As

Publication number Publication date
SG47613A1 (en) 1998-04-17
EP0354696A2 (fr) 1990-02-14
US5198883A (en) 1993-03-30
DE68927285D1 (de) 1996-11-07
EP0610971B1 (fr) 2000-09-27
JP2522524B2 (ja) 1996-08-07
DE68929251T2 (de) 2001-05-23
EP0354696A3 (fr) 1991-03-06
KR900004006A (ko) 1990-03-27
JPH0245969A (ja) 1990-02-15
DE68927285T2 (de) 1997-03-06
KR920008254B1 (ko) 1992-09-25
DE68929251D1 (de) 2000-11-02
MY105095A (en) 1994-08-30
EP0610971A1 (fr) 1994-08-17
EP0354696B1 (fr) 1996-10-02

Similar Documents

Publication Publication Date Title
SG50702A1 (en) Semiconductor device having an improved lead arrangement and method for manufacturing the same
EP0187278A3 (en) Semiconductor device and method for manufacturing the same
EP0350003A3 (en) Wrapping member for semiconductor device and method for manufacturing the wrapping member
EP0345380A3 (en) Semiconductor device and manufacturing method thereof
EP0721211A3 (fr) Dispositif semi-conducteur et procédé de fabrication
KR960008517B1 (en) Semiconductor device and the manufacturing method
GB2210501B (en) Semiconductor device and method of manufacturing the same
EP0421735A3 (en) Semiconductor device and method of manufacturing the same
EP0417787A3 (en) Multimold semiconductor device and the manufacturing method therefor
EP0299505A3 (en) Semiconductor device and manufacturing method thereof
EP0168828A3 (en) Semiconductor device having wiring layers and method for manufacturing the same
EP0357064A3 (en) Metal bump type semiconductor device and method for manufacturing the same
EP0174185A3 (en) Semiconductor device and manufacturing method thereof
EP0341821A3 (en) Semiconductor device and method of manufacturing the same
EP0328393A3 (en) Semiconductor laser device and the manufacturing method thereof
KR960009101B1 (en) Semiconductor device and the manufacturing method having unit circuit-block
EP0187596A3 (en) Semiconductor memory device and method for producing the same
EP0410424A3 (en) Nonvolatile semiconductor device and method of manufacturing the same
KR960000962B1 (en) Semiconductor device and the manufacturing method thereof
GB9011342D0 (en) Semiconductor device and manufacturing method thereof
EP0114109A3 (en) Semiconductor laser device and method for manufacturing the same
GB2238428B (en) Semiconductor device and manufacturing method thereof
EP0409256A3 (en) Semiconductor ic device and method for manufacturing the same
EP0361283A3 (en) Resin-sealed type semiconductor device and method for manufacturing the same
EP0281140A3 (en) Semiconductor memory device and method for manufacturing the same