KR930022520A - 저감 단절 전류를 요하는 퓨즈 구조 및 그 퓨즈 구조 제조방법 - Google Patents
저감 단절 전류를 요하는 퓨즈 구조 및 그 퓨즈 구조 제조방법Info
- Publication number
- KR930022520A KR930022520A KR1019930005508A KR930005508A KR930022520A KR 930022520 A KR930022520 A KR 930022520A KR 1019930005508 A KR1019930005508 A KR 1019930005508A KR 930005508 A KR930005508 A KR 930005508A KR 930022520 A KR930022520 A KR 930022520A
- Authority
- KR
- South Korea
- Prior art keywords
- fuse
- current
- fuse link
- link
- strip
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
- H01L23/5252—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising anti-fuses, i.e. connections having their state changed from non-conductive to conductive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/525—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections
- H01L23/5256—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body with adaptable interconnections comprising fuses, i.e. connections having their state changed from conductive to non-conductive
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
저감 단절 전류의 요함으로써 전력 공급 전압 및 구동 트랜지스터에 필요한 칩면적을 최소화 하는 퓨즈는 퓨즈 링크내에 적어도 하나의 거의 직각인 굴곡부를 갖는 것을 제외하고는 상기 퓨즈링크의 주축에 걸쳐 본질적으로 균일한 폭칫수로 특징되는 형상을 갖는다. 퓨즈는 갖은 단면적의 직선퓨즈에 필요한 입력 전류 밀도의 10%정도에서 단절오픈될 수 있다. 이것은 전류 집중으로 인해 전류 밀도가 굴곡부의 내측코너에 집되기 때문이다. 퓨즈의 입력전류가 증가함에 따라 전류 밀도는 내측코너에서 퓨즈 물질이 용융기키는 전류밀도에 도달하게 된다. 노치(notch)는 내측코너에서 형성된다. 노치에 의해 변경된 퓨즈형상은 노치에 전류 집증을 더 심하게 하고, 이것은 용융을 퓨즈의 폭을 가로질러 전파하게 한다.퓨즈 단절점의 예견가능성은 더큰 회로 밀도를 가능케 함과 동시에 인접장치의 뜻밖의 손상 가능성을 최소화하게 한다.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제1도는 본 발명에 바람직한 실시예에 따른 ZAG 퓨즈의 계단 형상을 도시하는 평면도.
제2도는 제1도의 ZAG 퓨즈 형상의 내측 코너에 있는 집중된 전류 밀도를 도시하는 평면도.
제3도는 퓨즈를 가로질러 용융이 전파하는 것을 도시한는 제1도의 ZAG 퓨즈의 대한 평면도.
Claims (6)
- 용장성(redundancy)이나 주문형 배선(custom wiring)의 구현을 반도체 회로에 이용되는, 저감 단절전류(reduced blow current)를 요하는 퓨즈 구조의 있어서, 상기 퓨즈구조는, 퓨즈링크를 형성하는 반도체 기판상의 퓨즈물질을 전도성 전도성 스트립을 포함하되, 상기 스트립은 상기 퓨즈 링크내에 적어고 하나의 굴곡부(bend)를 갖는 것을 제외하고는 상기 퓨즈 링크의 주축(primary asix)에 걸쳐 본질적으로 균일한 폭칫수로 특징되어, 전류집중(current crowding)으로 인해 전류 밀도는 상기 퓨즈 링크의 상기 굴곡부에 집중되고, 상기 퓨즈링크에의 입력전류가 증가항에 따라 전류 밀도는 내측 코너에서 상기 퓨즈 물질이 용융하는데 까지 도달되는 퓨즈구조.
- 제1항에 있어서, 상기 퓨즈물질은 P+다결정 실리콘인 퓨즈구조
- 제2항에 있어서, 상기 스트립은 두 절연물질층 사이에서 둘러쌓이고(encapsulated), 상기 스트립의 자유단 부를 노출하는 호울(hole)내에 형성된 전기 접점을 더 포함하는 퓨즈 구조.
- 제1항에 있어서, 상기 스트립은 상기 퓨즈가 전류 집중으로 인해 단절되는 두용장 포인트를 제공하는 두골곡부로 형성되는 퓨즈 구조.
- 용장성이나 주문형 배선형 배선을 구현하기 위해 반도체 회로에 이용되는, 저감 단절 전류를 요하는 퓨즈 구조 제조방법에 있어서, 상기퓨즈 구조 제조방법은, 실리콘 기판상에 제1절연층을 형성하는 단계와; 상기 제1절연층상에 전도성 물질을 침적하는 단계와; 상기 전도성 물질내에 퓨즈 링크를 규정하되, 상기 퓨즈링크 상기 퓨즈링크 내에 적어도 하나의 벤드를 갖는 것을 제외하고는 상기 퓨즈링크의 주축에 걸쳐 본질적으로 균일한 폭칫수로 특정되어,전류집중으로 인해 전류밀도는 집중되고 , 상기 퓨즈 링크의 입력전류가 증가함에 따라 전류밀도는 상기 퓨즈 물질을 용융시키는데 까지 도달되는 퓨즈 링크를 규정하는 단계와: 상기 제1절단층과 상기 퓨즈 링크상에 제2절연층을 침적하여 상기 퓨즈 링크를 둘러쌓는 단계와: 상기 제2절연층내에 호울을 형성하여 상기 퓨즈 링크의 자유단부를 노출시키는 단계와: 성기 호울에서 상기 퓨즈 링크의 전기접점을 침적하는 포함하는 퓨즈 구조제조방법.
- 제5항에 있어서, 상기 전도성 물질을 P+다결성 실리콘인 퓨즈구조 제조방법.※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US861,772 | 1977-12-19 | ||
US86177292A | 1992-04-02 | 1992-04-02 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR930022520A true KR930022520A (ko) | 1993-11-24 |
KR970007115B1 KR970007115B1 (ko) | 1997-05-02 |
Family
ID=25336717
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019930005508A KR970007115B1 (ko) | 1992-04-02 | 1993-04-01 | 리던던시 또는 커스텀 와이어링을 구현하기 위해 반도체 회로에서 사용되는 퓨즈 구조물 및 그의 제조 방법 |
Country Status (5)
Country | Link |
---|---|
US (1) | US5420456A (ko) |
EP (1) | EP0563852A1 (ko) |
JP (1) | JPH06140510A (ko) |
KR (1) | KR970007115B1 (ko) |
TW (1) | TW228036B (ko) |
Families Citing this family (63)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5808351A (en) | 1994-02-08 | 1998-09-15 | Prolinx Labs Corporation | Programmable/reprogramable structure using fuses and antifuses |
US5917229A (en) | 1994-02-08 | 1999-06-29 | Prolinx Labs Corporation | Programmable/reprogrammable printed circuit board using fuse and/or antifuse as interconnect |
US5834824A (en) | 1994-02-08 | 1998-11-10 | Prolinx Labs Corporation | Use of conductive particles in a nonconductive body as an integrated circuit antifuse |
US5726482A (en) | 1994-02-08 | 1998-03-10 | Prolinx Labs Corporation | Device-under-test card for a burn-in board |
US5962815A (en) | 1995-01-18 | 1999-10-05 | Prolinx Labs Corporation | Antifuse interconnect between two conducting layers of a printed circuit board |
KR0149259B1 (ko) * | 1995-06-30 | 1998-10-15 | 김광호 | 반도체 메모리 장치의 퓨즈 시그너쳐 회로 |
DE19530900C2 (de) * | 1995-08-23 | 2002-06-27 | Bosch Gmbh Robert | Vorrichtung und Verfahren zum Abgleich von integrierten Schaltungen |
US5906042A (en) | 1995-10-04 | 1999-05-25 | Prolinx Labs Corporation | Method and structure to interconnect traces of two conductive layers in a printed circuit board |
KR0154667B1 (ko) * | 1995-10-13 | 1998-12-01 | 김광호 | 퓨징회로 |
US5767575A (en) | 1995-10-17 | 1998-06-16 | Prolinx Labs Corporation | Ball grid array structure and method for packaging an integrated circuit chip |
US5636172A (en) * | 1995-12-22 | 1997-06-03 | Micron Technology, Inc. | Reduced pitch laser redundancy fuse bank structure |
US5872338A (en) | 1996-04-10 | 1999-02-16 | Prolinx Labs Corporation | Multilayer board having insulating isolation rings |
GB2318228B (en) * | 1996-10-09 | 2000-08-09 | Ericsson Telefon Ab L M | Trimming circuit |
US6034427A (en) | 1998-01-28 | 2000-03-07 | Prolinx Labs Corporation | Ball grid array structure and method for packaging an integrated circuit chip |
ES2144946B1 (es) * | 1998-03-10 | 2001-01-01 | Mecanismos Aux Es Ind S L | Unos perfeccionamientos en la proteccion de fets mediante pistas de pcb. |
US6222244B1 (en) | 1998-06-08 | 2001-04-24 | International Business Machines Corporation | Electrically blowable fuse with reduced cross-sectional area |
US6524941B2 (en) | 1998-06-08 | 2003-02-25 | International Business Machines Corporation | Sub-minimum wiring structure |
US6008523A (en) * | 1998-08-26 | 1999-12-28 | Siemens Aktiengesellschaft | Electrical fuses with tight pitches and method of fabrication in semiconductors |
US6190986B1 (en) | 1999-01-04 | 2001-02-20 | International Business Machines Corporation | Method of producing sulithographic fuses using a phase shift mask |
US6633055B2 (en) | 1999-04-30 | 2003-10-14 | International Business Machines Corporation | Electronic fuse structure and method of manufacturing |
US6252292B1 (en) | 1999-06-09 | 2001-06-26 | International Business Machines Corporation | Vertical electrical cavity-fuse |
US6436585B1 (en) | 2000-02-25 | 2002-08-20 | International Business Machines Corporation | Method of using optical proximity effects to create electrically blown fuses with sub-critical dimension neck downs |
US6828652B2 (en) | 2002-05-07 | 2004-12-07 | Infineon Technologies Ag | Fuse structure for semiconductor device |
US20040004268A1 (en) * | 2002-07-08 | 2004-01-08 | International Business Machines Corporation | E-Fuse and anti-E-Fuse device structures and methods |
JP2004055876A (ja) * | 2002-07-22 | 2004-02-19 | Renesas Technology Corp | 半導体装置及び半導体装置の製造方法 |
EP1450406A1 (en) * | 2003-02-19 | 2004-08-25 | Cavendish Kinetics Limited | Micro fuse |
JP2005039220A (ja) * | 2003-06-26 | 2005-02-10 | Nec Electronics Corp | 半導体装置 |
US6960978B2 (en) * | 2003-07-16 | 2005-11-01 | Hewlett-Packard Development Company, L.P. | Fuse structure |
JP4795631B2 (ja) * | 2003-08-07 | 2011-10-19 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP2005302999A (ja) * | 2004-04-12 | 2005-10-27 | Kawasaki Microelectronics Kk | 半導体集積回路 |
US7485944B2 (en) * | 2004-10-21 | 2009-02-03 | International Business Machines Corporation | Programmable electronic fuse |
JP2006210670A (ja) | 2005-01-28 | 2006-08-10 | Nec Electronics Corp | 半導体装置 |
JP4620480B2 (ja) | 2005-02-02 | 2011-01-26 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
JP4828835B2 (ja) | 2005-02-09 | 2011-11-30 | ルネサスエレクトロニクス株式会社 | 半導体製品の製造方法 |
JP4699102B2 (ja) * | 2005-06-22 | 2011-06-08 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
US7315193B2 (en) * | 2005-08-24 | 2008-01-01 | International Business Machines Corporation | Circuitry and method for programming an electrically programmable fuse |
US7645645B2 (en) * | 2006-03-09 | 2010-01-12 | International Business Machines Corporation | Electrically programmable fuse structures with terminal portions residing at different heights, and methods of fabrication thereof |
US7784009B2 (en) * | 2006-03-09 | 2010-08-24 | International Business Machines Corporation | Electrically programmable π-shaped fuse structures and design process therefore |
US7288804B2 (en) * | 2006-03-09 | 2007-10-30 | International Business Machines Corporation | Electrically programmable π-shaped fuse structures and methods of fabrication thereof |
US7417300B2 (en) * | 2006-03-09 | 2008-08-26 | International Business Machines Corporation | Electrically programmable fuse structures with narrowed width regions configured to enhance current crowding and methods of fabrication thereof |
US7460003B2 (en) * | 2006-03-09 | 2008-12-02 | International Business Machines Corporation | Electronic fuse with conformal fuse element formed over a freestanding dielectric spacer |
US7777297B2 (en) * | 2007-03-29 | 2010-08-17 | International Business Machines Corporation | Non-planar fuse structure including angular bend |
KR101043841B1 (ko) * | 2008-10-14 | 2011-06-22 | 주식회사 하이닉스반도체 | 반도체 메모리 장치의 퓨즈 |
JP5405796B2 (ja) | 2008-10-17 | 2014-02-05 | ルネサスエレクトロニクス株式会社 | 半導体装置 |
DE102008054073A1 (de) * | 2008-10-31 | 2010-05-12 | Advanced Micro Devices, Inc., Sunnyvale | Halbleiterbauelement mit elektronischen Sicherungen mit erhöhter Programmiereffizienz |
DE102009055439A1 (de) * | 2009-12-31 | 2011-07-07 | GLOBALFOUNDRIES Dresden Module One Limited Liability Company & Co. KG, 01109 | Halbleiterbauelement mit halbleiterbasierten e-Sicherungen mit besserer Programmiereffizienz durch erhöhte Metallagglomeration und/oder Hohlraumbildung |
US20120286390A1 (en) * | 2011-05-11 | 2012-11-15 | Kuei-Sheng Wu | Electrical fuse structure and method for fabricating the same |
US8569116B2 (en) * | 2011-06-28 | 2013-10-29 | GlobalFoundries, Inc. | Integrated circuit with a fin-based fuse, and related fabrication method |
US8922328B2 (en) * | 2011-08-16 | 2014-12-30 | United Microelectronics Corp. | Electrical fuse structure |
CN103094250B (zh) * | 2012-12-25 | 2015-12-23 | 杭州士兰集成电路有限公司 | 一种修调电阻及其制造方法 |
US9059170B2 (en) | 2013-02-06 | 2015-06-16 | International Business Machines Corporation | Electronic fuse having a damaged region |
CN103337492B (zh) * | 2013-06-21 | 2016-06-29 | 杭州士兰集成电路有限公司 | 减少熔丝尖刺的修调结构及其制造方法 |
US9673684B2 (en) * | 2015-10-02 | 2017-06-06 | E-Circuit Motors, Inc. | Structures and methods for thermal management in printed circuit board stators |
US9673688B2 (en) | 2015-10-02 | 2017-06-06 | E-Circuit Motors, Inc. | Apparatus and method for forming a magnet assembly |
US11121614B2 (en) | 2017-06-05 | 2021-09-14 | E-Circuit Motors, Inc. | Pre-warped rotors for control of magnet-stator gap in axial flux machines |
US9800109B2 (en) | 2015-10-02 | 2017-10-24 | E-Circuit Motors, Inc. | Structures and methods for controlling losses in printed circuit boards |
US10170953B2 (en) | 2015-10-02 | 2019-01-01 | E-Circuit Motors, Inc. | Planar composite structures and assemblies for axial flux motors and generators |
US11527933B2 (en) | 2015-10-02 | 2022-12-13 | E-Circuit Motors, Inc. | Stator and rotor design for periodic torque requirements |
US11831211B2 (en) | 2017-06-05 | 2023-11-28 | E-Circuit Motors, Inc. | Stator and rotor design for periodic torque requirements |
US11005322B2 (en) | 2017-06-05 | 2021-05-11 | E-Circuit Motors, Inc. | Rotor assemblies for axial flux machines |
US11626779B2 (en) | 2021-02-17 | 2023-04-11 | E-Circuit Motors, Inc. | Planar stator having discrete segments with different winding characteristics |
EP4378054A2 (en) | 2021-07-30 | 2024-06-05 | E-Circuit Motors, Inc. | Magnetic material filled printed circuit boards and printed circuit board stators |
US11336130B1 (en) | 2021-08-17 | 2022-05-17 | E-Circuit Motors, Inc. | Low-loss planar winding configurations for an axial flux machine |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3564354A (en) * | 1968-12-11 | 1971-02-16 | Signetics Corp | Semiconductor structure with fusible link and method |
USRE28481E (en) * | 1972-01-20 | 1975-07-15 | Semiconductor structure with fusible link and method | |
US3959047A (en) * | 1974-09-30 | 1976-05-25 | International Business Machines Corporation | Method for constructing a rom for redundancy and other applications |
US4032949A (en) * | 1975-05-15 | 1977-06-28 | Raytheon Company | Integrated circuit fusing technique |
US4042950A (en) * | 1976-03-01 | 1977-08-16 | Advanced Micro Devices, Inc. | Platinum silicide fuse links for integrated circuit devices |
US4064493A (en) * | 1976-06-03 | 1977-12-20 | Motorola, Inc. | P-ROM Cell having a low current fusible programming link |
US4162538A (en) * | 1977-07-27 | 1979-07-24 | Xerox Corporation | Thin film programmable read-only memory having transposable input and output lines |
US4312046A (en) * | 1979-10-04 | 1982-01-19 | Harris Corporation | Vertical fuse and method of fabrication |
JPS5846174B2 (ja) * | 1981-03-03 | 1983-10-14 | 株式会社東芝 | 半導体集積回路 |
JPS58123759A (ja) * | 1982-01-18 | 1983-07-23 | Fujitsu Ltd | 半導体記憶装置 |
JPS58153297A (ja) * | 1982-03-09 | 1983-09-12 | Toshiba Corp | メモリ用icのヒユ−ズ |
JPS59130441A (ja) * | 1982-12-25 | 1984-07-27 | Fujitsu Ltd | ヒューズ型romの書込み方法 |
US4606781A (en) * | 1984-10-18 | 1986-08-19 | Motorola, Inc. | Method for resistor trimming by metal migration |
US4870472A (en) * | 1984-10-18 | 1989-09-26 | Motorola, Inc. | Method for resistor trimming by metal migration |
JPS61147548A (ja) * | 1984-12-21 | 1986-07-05 | Nec Ic Microcomput Syst Ltd | 半導体集積回路装置 |
JPS6344757A (ja) * | 1986-04-11 | 1988-02-25 | Nec Corp | 半導体装置 |
US4713680A (en) * | 1986-06-30 | 1987-12-15 | Motorola, Inc. | Series resistive network |
JPS63140550A (ja) * | 1986-12-01 | 1988-06-13 | Mitsubishi Electric Corp | 冗長回路用電気ヒユ−ズ |
US4812419A (en) * | 1987-04-30 | 1989-03-14 | Hewlett-Packard Company | Via connection with thin resistivity layer |
DE3731621A1 (de) * | 1987-09-19 | 1989-03-30 | Texas Instruments Deutschland | Verfahren zum herstellen einer elektrisch programmierbaren integrierten schaltung |
US4967146A (en) * | 1989-05-15 | 1990-10-30 | Rockwell International Corporation | Semiconductor chip production and testing processes |
US5066998A (en) * | 1989-06-30 | 1991-11-19 | At&T Bell Laboratories | Severable conductive path in an integrated-circuit device |
JP3141417B2 (ja) * | 1990-05-22 | 2001-03-05 | セイコーエプソン株式会社 | 半導体集積回路装置及びその製造方法 |
-
1993
- 1993-03-29 EP EP93105170A patent/EP0563852A1/en not_active Withdrawn
- 1993-03-30 JP JP5072254A patent/JPH06140510A/ja active Pending
- 1993-04-01 KR KR1019930005508A patent/KR970007115B1/ko not_active IP Right Cessation
- 1993-04-02 TW TW082102510A patent/TW228036B/zh active
-
1994
- 1994-02-09 US US08/193,927 patent/US5420456A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
KR970007115B1 (ko) | 1997-05-02 |
TW228036B (ko) | 1994-08-11 |
EP0563852A1 (en) | 1993-10-06 |
JPH06140510A (ja) | 1994-05-20 |
US5420456A (en) | 1995-05-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR930022520A (ko) | 저감 단절 전류를 요하는 퓨즈 구조 및 그 퓨즈 구조 제조방법 | |
KR0157348B1 (ko) | 프로그램가능한 퓨즈 구조물 및 퓨즈 프로그래밍 방법 | |
JPH07335761A (ja) | 電気的にプログラミング可能な自己冷却ヒューズ | |
TW445623B (en) | Crack stop between neighboring fuses for protection from fuse blow damage | |
KR950015422A (ko) | 인덕턴스 가변소자 | |
EP0348998A1 (en) | Semiconductor integrated circuit including differential transistor circuit having a pair of FETs | |
US6423991B1 (en) | Field effect transistor and method of making | |
KR950030309A (ko) | 반도체장치의 보호회로 | |
US5827759A (en) | Method of manufacturing a fuse structure | |
US8598634B1 (en) | Graphene-based efuse device | |
KR940012634A (ko) | 반도체 메모리 장치 | |
JP2000058762A (ja) | 回路装置、その製造方法 | |
CN101814491B (zh) | 具有熔丝的集成电路与其系统 | |
JP3621949B2 (ja) | 電圧保護配列を組み込んだトランジスタ装置 | |
KR100283807B1 (ko) | 퓨즈 뱅크 | |
US6369437B1 (en) | Vertical fuse structure for integrated circuits and a method of disconnecting the same | |
KR19980031102A (ko) | 정전기 방전회로를 구비한 반도체 소자 | |
KR930014994A (ko) | 반도체 집적 회로 | |
US5523625A (en) | Semiconductor integrated circuit device having partially constricted lower wiring for preventing upper wirings from short-circuit | |
KR19990025489A (ko) | 안티 퓨즈 및 그 형성 방법 | |
US20170372861A1 (en) | Fuse Element Assemblies | |
KR0179283B1 (ko) | 안티퓨즈의 구조 및 제조방법 | |
JPH0158871B2 (ko) | ||
KR19990038891A (ko) | 반도체 집적회로의 퓨징소자 | |
KR100290790B1 (ko) | 반도체 소자의 정전기 방지 구조 및 그 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20100429 Year of fee payment: 14 |
|
LAPS | Lapse due to unpaid annual fee |