KR890016471A - 반도체 장치에 있어서 데이타 출력 버퍼회로 - Google Patents

반도체 장치에 있어서 데이타 출력 버퍼회로 Download PDF

Info

Publication number
KR890016471A
KR890016471A KR1019880004120A KR880004120A KR890016471A KR 890016471 A KR890016471 A KR 890016471A KR 1019880004120 A KR1019880004120 A KR 1019880004120A KR 880004120 A KR880004120 A KR 880004120A KR 890016471 A KR890016471 A KR 890016471A
Authority
KR
South Korea
Prior art keywords
output
transistor
terminal
precharging
signal
Prior art date
Application number
KR1019880004120A
Other languages
English (en)
Other versions
KR910002748B1 (ko
Inventor
임형규
최정달
이웅무
Original Assignee
강진구
삼성반도체통신 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 강진구, 삼성반도체통신 주식회사 filed Critical 강진구
Priority to KR1019880004120A priority Critical patent/KR910002748B1/ko
Priority to JP63323828A priority patent/JP2543170B2/ja
Priority to US07/292,342 priority patent/US4983860A/en
Publication of KR890016471A publication Critical patent/KR890016471A/ko
Application granted granted Critical
Publication of KR910002748B1 publication Critical patent/KR910002748B1/ko

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/09425—Multistate logic
    • H03K19/09429—Multistate logic one of the states being the high impedance or floating state

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Logic Circuits (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)

Abstract

내용 없음

Description

반도체장치에 있어서 데이타 출력 버퍼회로
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제4도는 본 발명에 따른 회로도, 제5도는 본 발명에 따른 제4도의 동작 타이밍.

Claims (2)

  1. 반도체 장치의 센스증폭 출력단(SAS,)를 통해 출력된 데이타의 출력버퍼회로에 있어서, 상기 센스증폭 출력단(SAS,)의 데이타를 반전하는 반전수단과, 상기 반전수단의 출력과 출력 인에이블의 반전신호를 받아 논리화하여 출력드라이빙 제어신호를 발생하는 논리수단과, 상기 논리수단의 드라이빙 제어신호에 의해 출력을 드라이빙하는 출력 드라이버 수단과, 상기 데이타의 어드레스 천이감지 신호에 의해 제어되며 상기 출력 드라이버 수단에서 출력 데이타 버스를 고속으로 프리차아징 되도록 드라이빙하는 프리차아징 드라이버 수단으로 구성됨을 특징으로 하는 회로.
  2. 제1항에 있어서, 프리차아징수단이 상기 어드레스 천이감지 신호에 따라 동시에 스위칭되는 제1,2 트랜지스터와, 상기 제1트랜지스터의 소오스단관 제2트랜지스터의 드레인단간에 게이트단이 출력단과 같이 결합되고 상기 출력 드라이버 수단의 출력신호가 게이팅신호로 입력 궤환되어 고속의 프리차아징을 실현하는 제3트랜지스터의 드레인단과 제1전원단과 결합되고 제2트랜지스터 소오스단과 제2전원단과 연결되어 상기출력 드라이버수단의 출력신호가 게이팅신호로 입력되어 고속의 프리차아징을 실현하는 제4트랜지스터로 구성됨을 특징으로 하는 회로.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019880004120A 1988-04-12 1988-04-12 반도체장치에 있어서 데이타 출력 버퍼회로 KR910002748B1 (ko)

Priority Applications (3)

Application Number Priority Date Filing Date Title
KR1019880004120A KR910002748B1 (ko) 1988-04-12 1988-04-12 반도체장치에 있어서 데이타 출력 버퍼회로
JP63323828A JP2543170B2 (ja) 1988-04-12 1988-12-23 半導体装置におけるデ―タ出力バッファ―回路
US07/292,342 US4983860A (en) 1988-04-12 1988-12-30 Data output buffer for use in semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019880004120A KR910002748B1 (ko) 1988-04-12 1988-04-12 반도체장치에 있어서 데이타 출력 버퍼회로

Publications (2)

Publication Number Publication Date
KR890016471A true KR890016471A (ko) 1989-11-29
KR910002748B1 KR910002748B1 (ko) 1991-05-04

Family

ID=19273575

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019880004120A KR910002748B1 (ko) 1988-04-12 1988-04-12 반도체장치에 있어서 데이타 출력 버퍼회로

Country Status (3)

Country Link
US (1) US4983860A (ko)
JP (1) JP2543170B2 (ko)
KR (1) KR910002748B1 (ko)

Families Citing this family (40)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6825698B2 (en) 2001-08-29 2004-11-30 Altera Corporation Programmable high speed I/O interface
US4928292A (en) * 1988-11-25 1990-05-22 Picker International, Inc. Gantry tilt and support assembly for CT scanner
US5121013A (en) * 1990-02-12 1992-06-09 Advanced Micro Devices, Inc. Noise reducing output buffer circuit with feedback path
US5144162A (en) * 1990-07-13 1992-09-01 Texas Instruments Incorporated High speed signal driving scheme
US5128563A (en) * 1990-11-28 1992-07-07 Micron Technology, Inc. CMOS bootstrapped output driver method and circuit
US5389835A (en) * 1991-04-12 1995-02-14 Hewlett-Packard Company Vector logic method and dynamic mousetrap logic gate for a self-timed monotonic logic progression
US5208490A (en) * 1991-04-12 1993-05-04 Hewlett-Packard Company Functionally complete family of self-timed dynamic logic circuits
KR930008656B1 (ko) * 1991-07-19 1993-09-11 삼성전자 주식회사 노이즈가 억제되는 데이타 출력 버퍼
US5159210A (en) * 1991-09-27 1992-10-27 Cyrix Corporation Line precharging circuits and methods
JPH05102831A (ja) * 1991-10-09 1993-04-23 Mitsubishi Electric Corp 半導体集積回路の出力回路
US5189319A (en) * 1991-10-10 1993-02-23 Intel Corporation Power reducing buffer/latch circuit
KR940008718B1 (ko) * 1991-10-25 1994-09-26 삼성전자 주식회사 직류 전류를 제거한 데이타 출력버퍼
EP0837562B1 (en) * 1991-12-17 2001-07-04 STMicroelectronics, Inc. A precharging output driver circuit
JPH05242674A (ja) * 1992-02-28 1993-09-21 Hitachi Ltd 半導体集積回路装置
EP0585505B1 (en) * 1992-06-26 2001-10-31 STMicroelectronics S.r.l. Low noise buffer
US5274276A (en) * 1992-06-26 1993-12-28 Micron Technology, Inc. Output driver circuit comprising a programmable circuit for determining the potential at the output node and the method of implementing the circuit
US5331228A (en) * 1992-07-31 1994-07-19 Sgs-Thomson Microelectronics, Inc. Output driver circuit
KR960006911B1 (ko) 1992-12-31 1996-05-25 현대전자산업주식회사 데이타 출력버퍼
KR0124046B1 (ko) * 1993-11-18 1997-11-25 김광호 반도체메모리장치의 승압레벨 감지회로
US5369316A (en) * 1993-11-22 1994-11-29 United Microelectronics Corporation Advanced output buffer with reduced voltage swing at output terminal
US5453705A (en) * 1993-12-21 1995-09-26 International Business Machines Corporation Reduced power VLSI chip and driver circuit
US5574633A (en) * 1994-02-23 1996-11-12 At&T Global Information Solubions Company Multi-phase charge sharing method and apparatus
US5559465A (en) * 1994-07-29 1996-09-24 Cypress Semiconductor Corporation Output preconditioning circuit with an output level latch and a clamp
US5684410A (en) * 1995-07-03 1997-11-04 Guo; Frank Tzen-Wen Preconditioning of output buffers
KR100253717B1 (ko) * 1995-07-07 2000-04-15 야스카와 히데아키 출력 회로 및 그것을 이용한 전자기기
US5703501A (en) * 1995-11-27 1997-12-30 Advanced Micro Devices, Inc. Apparatus and method for precharging a bus to an intermediate level
KR100202645B1 (ko) * 1995-12-21 1999-06-15 문정환 프리차지회로를 내장한 씨모스 출력회로
JPH09181594A (ja) * 1995-12-26 1997-07-11 Mitsubishi Electric Corp 入力回路
DE19624474C2 (de) * 1996-06-19 1998-04-23 Sgs Thomson Microelectronics Monolithisch integrierte Mehrfachbetriebsartenschaltung
US6097218A (en) * 1996-12-20 2000-08-01 Lsi Logic Corporation Method and device for isolating noise sensitive circuitry from switching current noise on semiconductor substrate
US5852375A (en) * 1997-02-07 1998-12-22 Silicon Systems Research Limited 5v tolerant I/O circuit
US5933371A (en) * 1998-06-26 1999-08-03 Kabushiki Kaisha Toshiba Write amplifier for use in semiconductor memory device
KR100295053B1 (ko) 1998-09-03 2001-07-12 윤종용 부하적응형저잡음출력버퍼
US6356102B1 (en) 1998-11-13 2002-03-12 Integrated Device Technology, Inc. Integrated circuit output buffers having control circuits therein that utilize output signal feedback to control pull-up and pull-down time intervals
US6091260A (en) * 1998-11-13 2000-07-18 Integrated Device Technology, Inc. Integrated circuit output buffers having low propagation delay and improved noise characteristics
JP3425890B2 (ja) * 1999-04-08 2003-07-14 Ｎｅｃエレクトロニクス株式会社 バッファ回路
US6265892B1 (en) * 1999-08-10 2001-07-24 Faraday Technology Corp. Low noise output buffer
US20070085576A1 (en) * 2005-10-14 2007-04-19 Hector Sanchez Output driver circuit with multiple gate devices
US7760006B2 (en) * 2008-05-08 2010-07-20 Texas Instruments Incorporated Method and system to reduce electromagnetic radiation from semiconductor devices
CN106533426B (zh) * 2016-09-30 2019-07-05 合肥格易集成电路有限公司 一种输出端口电路

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59181829A (ja) * 1983-03-31 1984-10-16 Toshiba Corp 半導体素子の出力バツフア回路
US4612466A (en) * 1984-08-31 1986-09-16 Rca Corporation High-speed output driver
US4700086A (en) * 1985-04-23 1987-10-13 International Business Machines Corporation Consistent precharge circuit for cascode voltage switch logic
JPS6248119A (ja) * 1985-08-27 1987-03-02 Sony Corp 半導体出力回路
JPS62224119A (ja) * 1986-03-26 1987-10-02 Hitachi Ltd デ−タ処理装置
JPS62285296A (ja) * 1986-06-03 1987-12-11 Mitsubishi Electric Corp 出力バツフア回路
JPH01200819A (ja) * 1988-02-05 1989-08-14 Toshiba Corp メモリ集積回路

Also Published As

Publication number Publication date
JP2543170B2 (ja) 1996-10-16
US4983860A (en) 1991-01-08
KR910002748B1 (ko) 1991-05-04
JPH0213120A (ja) 1990-01-17

Similar Documents

Publication Publication Date Title
KR890016471A (ko) 반도체 장치에 있어서 데이타 출력 버퍼회로
KR960042374A (ko) 단속제어회로를 구비한 반도체 메모리 장치와 제어방법
KR930008859A (ko) 직류 전류를 제거한 데이타 출력 버퍼
KR950030341A (ko) 반도체 소자의 부스트랩 회로
KR890010909A (ko) 반도체 메모리 회로
KR890010906A (ko) 스태틱 ram의 출력회로
KR920001517A (ko) 선충전수단을 구비한 라이트 드라이버(write driver)
KR890008837A (ko) 바이폴라 콤프리멘타리 금속산화막 반도체를 사용하는 논리회로와 그 논리회로를 갖는 반도체 메모리장치
KR880000862A (ko) 데이터 전송회로
KR920020497A (ko) 센스 앰프 회로를 갖는 반도체 ic장치
KR950001767A (ko) 반도체집적회로의 데이타 입출력선 센싱회로
KR910010271A (ko) 파워 전원공급시 체인 프리챠아지 회로
KR970051189A (ko) 메모리의 데이타 읽기회로
KR900018786A (ko) 반도체 메모리 장치의 데이터 출력단 전압레벨 조절회로
KR930008848A (ko) 반도체 집적회로
KR930005023A (ko) 반도체 메모리의 고속 센싱장치
KR920001844A (ko) 플립플롭 회로 및 그 로직 상태 제공 방법
KR900015462A (ko) 스태틱램의 데이타 출력버퍼
JP3049737B2 (ja) ダイナミック・バス回路
KR970023402A (ko) 반도체 메모리 장치의 데이타 고속 전송회로
KR930014585A (ko) 고속 센스앰프회로
KR960035639A (ko) 데이타 버스라인 프리차지 동작회로
KR970051301A (ko) 고속의 라이트 리커버리 동작을 하기 위한 장치
KR970055466A (ko) 반도체 장치의 출력단 버퍼(buffer)
KR970051161A (ko) 워드라인 구동장치

Legal Events

Date Code Title Description
A201 Request for examination
N231 Notification of change of applicant
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050407

Year of fee payment: 15

LAPS Lapse due to unpaid annual fee