KR101000947B1 - 패턴 형성 방법, 반도체 장치의 제조 방법 및 반도체 장치의 제조 장치 - Google Patents

패턴 형성 방법, 반도체 장치의 제조 방법 및 반도체 장치의 제조 장치 Download PDF

Info

Publication number
KR101000947B1
KR101000947B1 KR1020090011979A KR20090011979A KR101000947B1 KR 101000947 B1 KR101000947 B1 KR 101000947B1 KR 1020090011979 A KR1020090011979 A KR 1020090011979A KR 20090011979 A KR20090011979 A KR 20090011979A KR 101000947 B1 KR101000947 B1 KR 101000947B1
Authority
KR
South Korea
Prior art keywords
pattern
forming
boundary layer
mask material
layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020090011979A
Other languages
English (en)
Korean (ko)
Other versions
KR20090088823A (ko
Inventor
히데타미 야에가시
사토루 시무라
Original Assignee
도쿄엘렉트론가부시키가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 도쿄엘렉트론가부시키가이샤 filed Critical 도쿄엘렉트론가부시키가이샤
Publication of KR20090088823A publication Critical patent/KR20090088823A/ko
Application granted granted Critical
Publication of KR101000947B1 publication Critical patent/KR101000947B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P76/00—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography
    • H10P76/40—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising inorganic materials
    • H10P76/408—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising inorganic materials characterised by their sizes, orientations, dispositions, behaviours or shapes
    • H10P76/4085—Manufacture or treatment of masks on semiconductor bodies, e.g. by lithography or photolithography of masks comprising inorganic materials characterised by their sizes, orientations, dispositions, behaviours or shapes characterised by the processes involved to create the masks
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10B—ELECTRONIC MEMORY DEVICES
    • H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/69—Etching of wafers, substrates or parts of devices using masks for semiconductor materials
    • H10P50/691—Etching of wafers, substrates or parts of devices using masks for semiconductor materials for Group V materials or Group III-V materials
    • H10P50/693—Etching of wafers, substrates or parts of devices using masks for semiconductor materials for Group V materials or Group III-V materials characterised by their size, orientation, disposition, behaviour or shape, in horizontal or vertical plane
    • H10P50/695—Etching of wafers, substrates or parts of devices using masks for semiconductor materials for Group V materials or Group III-V materials characterised by their size, orientation, disposition, behaviour or shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks or sidewalls or to modify the mask
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/73—Etching of wafers, substrates or parts of devices using masks for insulating materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00—Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/04—Apparatus for manufacture or treatment
    • H10P72/0402—Apparatus for fluid treatment
    • H10P72/0418—Apparatus for fluid treatment for etching

Landscapes

  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Photosensitive Polymer And Photoresist Processing (AREA)
  • Drying Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
KR1020090011979A 2008-02-15 2009-02-13 패턴 형성 방법, 반도체 장치의 제조 방법 및 반도체 장치의 제조 장치 Active KR101000947B1 (ko)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JPJP-P-2008-034230 2008-02-15
JP2008034230 2008-02-15
JP2009003910A JP5254049B2 (ja) 2008-02-15 2009-01-09 パターン形成方法及び半導体装置の製造方法
JPJP-P-2009-003910 2009-01-09

Publications (2)

Publication Number Publication Date
KR20090088823A KR20090088823A (ko) 2009-08-20
KR101000947B1 true KR101000947B1 (ko) 2010-12-13

Family

ID=40955521

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020090011979A Active KR101000947B1 (ko) 2008-02-15 2009-02-13 패턴 형성 방법, 반도체 장치의 제조 방법 및 반도체 장치의 제조 장치

Country Status (4)

Country Link
US (2) US8273661B2 (https=)
JP (1) JP5254049B2 (https=)
KR (1) KR101000947B1 (https=)
TW (1) TWI404141B (https=)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20100098843A (ko) * 2009-03-02 2010-09-10 삼성전자주식회사 패턴 형성 방법
JP5589692B2 (ja) 2010-09-08 2014-09-17 富士通セミコンダクター株式会社 半導体装置の製造方法
US8138097B1 (en) 2010-09-20 2012-03-20 Kabushiki Kaisha Toshiba Method for processing semiconductor structure and device based on the same
US9233840B2 (en) * 2010-10-28 2016-01-12 International Business Machines Corporation Method for improving self-assembled polymer features
KR101871748B1 (ko) 2011-12-06 2018-06-28 삼성전자주식회사 반도체 소자의 패턴 형성 방법
CN104576515B (zh) * 2013-11-15 2017-10-13 北京京东方光电科技有限公司 图案化石墨烯薄膜及阵列基板的制作方法、阵列基板
JP6126570B2 (ja) * 2013-12-13 2017-05-10 富士フイルム株式会社 パターン形成方法、電子デバイスの製造方法
JP6272949B2 (ja) * 2016-06-06 2018-01-31 東京エレクトロン株式会社 パターン形成方法
CN106707715B (zh) * 2017-01-11 2019-05-21 中国科学院长春光学精密机械与物理研究所 一种半导体器件及其制作方法
US10734238B2 (en) * 2017-11-21 2020-08-04 Lam Research Corporation Atomic layer deposition and etch in a single plasma chamber for critical dimension control
KR102431218B1 (ko) * 2018-10-01 2022-08-09 유니산티스 일렉트로닉스 싱가포르 프라이빗 리미티드 기둥상 반도체 장치의 제조 방법
US11629402B2 (en) 2019-04-16 2023-04-18 Applied Materials, Inc. Atomic layer deposition on optical structures
US11572619B2 (en) 2019-04-16 2023-02-07 Applied Materials, Inc. Method of thin film deposition in trenches

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070202697A1 (en) 2006-02-24 2007-08-30 Hynix Semiconductor Inc. Method for forming fine pattern of semiconductor device

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60207339A (ja) * 1984-03-30 1985-10-18 Matsushita Electronics Corp パタ−ン形成方法
JPS6449231A (en) * 1987-08-20 1989-02-23 Fujitsu Ltd Manufacture of semiconductor device
JPH0670954B2 (ja) * 1988-01-26 1994-09-07 日本電気株式会社 半導体装置の製造方法
US5618383A (en) * 1994-03-30 1997-04-08 Texas Instruments Incorporated Narrow lateral dimensioned microelectronic structures and method of forming the same
US6143126A (en) * 1998-05-12 2000-11-07 Semitool, Inc. Process and manufacturing tool architecture for use in the manufacture of one or more metallization levels on an integrated circuit
JP3474865B2 (ja) * 2001-04-20 2003-12-08 株式会社東芝 半導体装置の製造方法
US6833232B2 (en) * 2001-12-20 2004-12-21 Dongbu Electronics Co., Ltd. Micro-pattern forming method for semiconductor device
US6858361B2 (en) * 2002-03-01 2005-02-22 David S. L. Mui Methodology for repeatable post etch CD in a production tool
US7064078B2 (en) * 2004-01-30 2006-06-20 Applied Materials Techniques for the use of amorphous carbon (APF) for various etch and litho integration scheme
KR100640640B1 (ko) * 2005-04-19 2006-10-31 삼성전자주식회사 미세 피치의 하드마스크를 이용한 반도체 소자의 미세 패턴형성 방법
US7560390B2 (en) * 2005-06-02 2009-07-14 Micron Technology, Inc. Multiple spacer steps for pitch multiplication
KR100640657B1 (ko) * 2005-07-25 2006-11-01 삼성전자주식회사 반도체 소자의 미세 패턴 형성 방법
KR101200938B1 (ko) * 2005-09-30 2012-11-13 삼성전자주식회사 반도체 장치의 패턴 형성 방법
KR100714305B1 (ko) * 2005-12-26 2007-05-02 삼성전자주식회사 자기정렬 이중패턴의 형성방법
KR100672123B1 (ko) 2006-02-02 2007-01-19 주식회사 하이닉스반도체 반도체 소자의 미세 패턴 형성방법
US7314810B2 (en) * 2006-05-09 2008-01-01 Hynix Semiconductor Inc. Method for forming fine pattern of semiconductor device
KR100781542B1 (ko) * 2006-06-08 2007-12-03 삼성전자주식회사 반도체 소자의 미세 패턴 형성 방법

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070202697A1 (en) 2006-02-24 2007-08-30 Hynix Semiconductor Inc. Method for forming fine pattern of semiconductor device

Also Published As

Publication number Publication date
US20120312472A1 (en) 2012-12-13
KR20090088823A (ko) 2009-08-20
US8273661B2 (en) 2012-09-25
JP2009218574A (ja) 2009-09-24
TW201003780A (en) 2010-01-16
TWI404141B (zh) 2013-08-01
JP5254049B2 (ja) 2013-08-07
US20090209109A1 (en) 2009-08-20

Similar Documents

Publication Publication Date Title
KR101000947B1 (ko) 패턴 형성 방법, 반도체 장치의 제조 방법 및 반도체 장치의 제조 장치
KR101000946B1 (ko) 패턴 형성 방법, 반도체 장치의 제조 방법 및 반도체 장치의 제조 장치
US8530147B2 (en) Patterning process
TW202326812A (zh) Euv光阻的混合式顯影
US9069249B2 (en) Self aligned patterning with multiple resist layers
US20110049680A1 (en) Dual exposure track only pitch split process
JP2004134574A (ja) 半導体装置の製造方法
US20060051956A1 (en) Imageable bottom anti-reflective coating for high resolution lithography
CN109935515A (zh) 形成图形的方法
US10176289B2 (en) Method for decomposing semiconductor layout pattern
KR100843553B1 (ko) 유기 전자 소자의 유기 물질층 패터닝 방법과 상기 방법을이용하여 제작된 유기 박막 트랜지스터 및 유기 전계 발광디바이스
CN101335184B (zh) 形成半导体器件的微图案的方法
US7939451B2 (en) Method for fabricating a pattern
JP2009194207A (ja) パターン形成方法、半導体装置の製造方法及び半導体装置の製造装置
TWI473205B (zh) 接觸窗開口的形成方法
JP4562716B2 (ja) 半導体デバイス製造におけるフォトリソグラフィ法
KR100948480B1 (ko) 반도체 소자의 미세 패턴 형성 방법
US20070178409A1 (en) Exposure method of forming three-dimensional lithographic pattern
US9176388B2 (en) Multi-line width pattern created using photolithography
KR100810422B1 (ko) 반도체 소자의 패턴 형성 방법
US9653293B2 (en) Semiconductor device manufacturing method and semiconductor device manufacturing apparatus
KR100995140B1 (ko) 포토 마스크 제조 방법
KR20070071437A (ko) 반도체 소자의 미세 패턴 형성방법
KR20090103145A (ko) 반도체 소자의 형성 방법
KR20100028227A (ko) 반도체 소자의 미세 패턴 형성 방법

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

FPAY Annual fee payment

Payment date: 20131118

Year of fee payment: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

FPAY Annual fee payment

Payment date: 20141120

Year of fee payment: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

FPAY Annual fee payment

Payment date: 20151118

Year of fee payment: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

FPAY Annual fee payment

Payment date: 20161122

Year of fee payment: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

FPAY Annual fee payment

Payment date: 20171120

Year of fee payment: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

FPAY Annual fee payment

Payment date: 20181119

Year of fee payment: 9

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

FPAY Annual fee payment

Payment date: 20191118

Year of fee payment: 10

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 11

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 12

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 13

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 14

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 15

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000