JPH059939B2 - - Google Patents

Info

Publication number
JPH059939B2
JPH059939B2 JP57216750A JP21675082A JPH059939B2 JP H059939 B2 JPH059939 B2 JP H059939B2 JP 57216750 A JP57216750 A JP 57216750A JP 21675082 A JP21675082 A JP 21675082A JP H059939 B2 JPH059939 B2 JP H059939B2
Authority
JP
Japan
Prior art keywords
layer
substrate region
substrate
oxidized
oxidizable
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57216750A
Other languages
English (en)
Japanese (ja)
Other versions
JPS58107637A (ja
Inventor
Hoodefuridosu Rafuaeru Maasu Henrikusu
Arunorudosu Atsuperusu Yohanesu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Koninklijke Philips NV
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Publication of JPS58107637A publication Critical patent/JPS58107637A/ja
Publication of JPH059939B2 publication Critical patent/JPH059939B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D44/00—Charge transfer devices
    • H10D44/01—Manufacture or treatment
    • H10D44/041—Manufacture or treatment having insulated gates
    • G—PHYSICS
    • G03—PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03F—PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00—Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/004—Photosensitive materials
    • G03F7/09—Photosensitive materials characterised by structural details, e.g. supports, auxiliary layers
    • G03F7/11—Photosensitive materials characterised by structural details, e.g. supports, auxiliary layers having cover layers or intermediate layers, e.g. subbing layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01G—CAPACITORS; CAPACITORS, RECTIFIERS, DETECTORS, SWITCHING DEVICES, LIGHT-SENSITIVE OR TEMPERATURE-SENSITIVE DEVICES OF THE ELECTROLYTIC TYPE
    • H01G13/00—Apparatus specially adapted for manufacturing capacitors; Processes specially adapted for manufacturing capacitors not provided for in groups H01G4/00 - H01G11/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/911—Differential oxidation and etching
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S438/00—Semiconductor device manufacturing: process
    • Y10S438/942—Masking
    • Y10S438/947—Subphotolithographic processing

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Architecture (AREA)
  • Structural Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Element Separation (AREA)
  • Drying Of Semiconductors (AREA)
  • Weting (AREA)
  • Fixed Capacitors And Capacitor Manufacturing Machines (AREA)
  • Bipolar Transistors (AREA)
  • Solid State Image Pick-Up Elements (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
JP57216750A 1981-12-10 1982-12-10 細い溝を基板領域に設ける方法及びそのような基板領域を具える装置 Granted JPS58107637A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
NL8105559A NL8105559A (nl) 1981-12-10 1981-12-10 Werkwijze voor het aanbrengen van een smalle groef in een substraatgebied, in het bijzonder een halfgeleidersubstraatgebied.
NL8105559 1981-12-10

Publications (2)

Publication Number Publication Date
JPS58107637A JPS58107637A (ja) 1983-06-27
JPH059939B2 true JPH059939B2 (en, 2012) 1993-02-08

Family

ID=19838515

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57216750A Granted JPS58107637A (ja) 1981-12-10 1982-12-10 細い溝を基板領域に設ける方法及びそのような基板領域を具える装置

Country Status (10)

Country Link
US (1) US4449287A (en, 2012)
JP (1) JPS58107637A (en, 2012)
CA (1) CA1203323A (en, 2012)
CH (1) CH661150A5 (en, 2012)
DE (1) DE3245064A1 (en, 2012)
FR (1) FR2518316B1 (en, 2012)
GB (1) GB2111304B (en, 2012)
IE (1) IE54307B1 (en, 2012)
IT (1) IT1191118B (en, 2012)
NL (1) NL8105559A (en, 2012)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59119848A (ja) * 1982-12-27 1984-07-11 Fujitsu Ltd 半導体装置の製造方法
NL8302541A (nl) * 1983-07-15 1985-02-01 Philips Nv Werkwijze ter vervaardiging van een halfgeleiderinrichting, en halfgeleiderinrichting vervaardigd volgens de werkwijze.
DE3329074A1 (de) * 1983-08-11 1985-02-28 Siemens AG, 1000 Berlin und 8000 München Verhinderung der oxidationsmitteldiffusion bei der herstellung von halbleiterschichtanordnungen
NL8303179A (nl) * 1983-09-15 1985-04-01 Philips Nv Halfgeleiderinrichting.
NL8400224A (nl) * 1984-01-25 1985-08-16 Philips Nv Werkwijze ter vervaardiging van een halfgeleiderinrichting en inrichting vervaardigd door toepassing daarvan.
JPS618945A (ja) * 1984-06-25 1986-01-16 Nec Corp 半導体集積回路装置
NL8402223A (nl) * 1984-07-13 1986-02-03 Philips Nv Werkwijze ter vervaardiging van een halfgeleiderinrichting en inrichting, vervaardigd door toepassing daarvan.
US4574469A (en) * 1984-09-14 1986-03-11 Motorola, Inc. Process for self-aligned buried layer, channel-stop, and isolation
US4583282A (en) * 1984-09-14 1986-04-22 Motorola, Inc. Process for self-aligned buried layer, field guard, and isolation
NL8402859A (nl) * 1984-09-18 1986-04-16 Philips Nv Werkwijze voor het vervaardigen van submicrongroeven in bijvoorbeeld halfgeleidermateriaal en met deze werkwijze verkregen inrichtingen.
FR2573919B1 (fr) * 1984-11-06 1987-07-17 Thomson Csf Procede de fabrication de grilles pour circuit integre
NL8500771A (nl) * 1985-03-18 1986-10-16 Philips Nv Werkwijze voor het vervaardigen van een halfgeleiderinrichting waarbij een op een laag siliciumoxide aanwezige dubbellaag - bestaande uit poly-si en een silicide - in een plasma wordt geetst.
US4650544A (en) * 1985-04-19 1987-03-17 Advanced Micro Devices, Inc. Shallow groove capacitor fabrication method
NL8501338A (nl) * 1985-05-10 1986-12-01 Philips Nv Ladingsgekoppelde halfgeleiderinrichting en werkwijze ter vervaardiging daarvan.
US4648937A (en) * 1985-10-30 1987-03-10 International Business Machines Corporation Method of preventing asymmetric etching of lines in sub-micrometer range sidewall images transfer
IT1213457B (it) * 1986-07-23 1989-12-20 Catania A Procedimento per la fabbricazione di dispositivi integrati, in particolare dispositivi cmos adoppia sacca.
US4735681A (en) * 1986-08-15 1988-04-05 Motorola Inc. Fabrication method for sub-micron trench
EP0407077A3 (en) * 1989-07-03 1992-12-30 American Telephone And Telegraph Company Trench etching in an integrated-circuit semiconductor device
JP2741964B2 (ja) * 1991-04-15 1998-04-22 シャープ株式会社 半導体装置の製造方法
US5314836A (en) * 1992-09-15 1994-05-24 Eastman Kodak Company Method of making a single electrode level CCD
KR960014456B1 (ko) * 1994-01-19 1996-10-15 현대전자산업 주식회사 트렌치형 소자분리구조를 갖는 반도체 장치 및 그 제조방법
KR0148602B1 (ko) * 1994-11-23 1998-12-01 양승택 반도체 장치의 소자 격리방법
US5696020A (en) * 1994-11-23 1997-12-09 Electronics And Telecommunications Research Institute Method for fabricating semiconductor device isolation region using a trench mask
JP2715972B2 (ja) * 1995-03-04 1998-02-18 日本電気株式会社 半導体装置の製造方法
JP3393286B2 (ja) * 1995-09-08 2003-04-07 ソニー株式会社 パターンの形成方法
US5858256A (en) * 1996-07-11 1999-01-12 The Board Of Trustees Of The Leland Stanford, Jr. University Method of forming small aperture
US6828082B2 (en) * 2002-02-08 2004-12-07 Chartered Semiconductor Manufacturing Ltd. Method to pattern small features by using a re-flowable hard mask
US20040266155A1 (en) * 2003-06-30 2004-12-30 Chartered Semiconductor Manufacturing Ltd. Formation of small gates beyond lithographic limits
US7056757B2 (en) 2003-11-25 2006-06-06 Georgia Tech Research Corporation Methods of forming oxide masks with submicron openings and microstructures formed thereby

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1527894A (en) * 1975-10-15 1978-10-11 Mullard Ltd Methods of manufacturing electronic devices
JPS5373973A (en) * 1976-12-14 1978-06-30 Matsushita Electric Ind Co Ltd Manufacture for semiconductor device
JPS5472972A (en) * 1977-11-24 1979-06-11 Toshiba Corp Manufacture of semiconductor device
US4209349A (en) * 1978-11-03 1980-06-24 International Business Machines Corporation Method for forming a narrow dimensioned mask opening on a silicon body utilizing reactive ion etching
US4274909A (en) * 1980-03-17 1981-06-23 International Business Machines Corporation Method for forming ultra fine deep dielectric isolation
US4334348A (en) * 1980-07-21 1982-06-15 Data General Corporation Retro-etch process for forming gate electrodes of MOS integrated circuits

Also Published As

Publication number Publication date
FR2518316A1 (fr) 1983-06-17
IT1191118B (it) 1988-02-24
GB2111304B (en) 1985-09-11
IE822900L (en) 1983-06-10
DE3245064C2 (en, 2012) 1992-05-14
FR2518316B1 (fr) 1985-10-31
IT8224636A0 (it) 1982-12-06
US4449287A (en) 1984-05-22
IE54307B1 (en) 1989-08-16
DE3245064A1 (de) 1983-06-16
NL8105559A (nl) 1983-07-01
IT8224636A1 (it) 1984-06-06
GB2111304A (en) 1983-06-29
CH661150A5 (de) 1987-06-30
CA1203323A (en) 1986-04-15
JPS58107637A (ja) 1983-06-27

Similar Documents

Publication Publication Date Title
JPH059939B2 (en, 2012)
US4910168A (en) Method to reduce silicon area for via formation
US4023195A (en) MOS field-effect transistor structure with mesa-like contact and gate areas and selectively deeper junctions
US4935378A (en) Method for manufacturing a semiconductor device having more than two conductive layers
US4375717A (en) Process for producing a field-effect transistor
US4717689A (en) Method of forming semimicron grooves in semiconductor material
US4045249A (en) Oxide film isolation process
KR870006673A (ko) 자기정열된 쌍극성트랜지스터 구조의 제조공정
US5420058A (en) Method of making field effect transistor with a sealed diffusion junction
JPH05283519A (ja) 半導体装置の製造方法
JP3222234B2 (ja) 半導体装置の製造方法
US5869380A (en) Method for forming a bipolar junction transistor
JPS62179764A (ja) 壁スペ−サを有するバイポ−ラ半導体装置の製造方法
US5946577A (en) Method of manufacturing semiconductor device
US4216573A (en) Three mask process for making field effect transistors
EP0042040B1 (en) Method of manufacturing an insulated gate field-effect transistor in a silicon wafer
US5188972A (en) Method for making bipolar transistor by self-aligning the emitter to the base contact diffusion
JP2624948B2 (ja) Ｍｏｓ−ｆｅｔ製造方法
JP3360970B2 (ja) 半導体装置の製造方法
JPH0126184B2 (en, 2012)
KR19990056756A (ko) 아날로그 반도체 소자의 제조 방법
JP3064383B2 (ja) 半導体装置の製造方法
JPS59134868A (ja) 半導体装置の製造方法
JPH04348039A (ja) 半導体装置の製造方法
JPS5961180A (ja) 半導体装置の製造方法