JP3405697B2 - 半導体チップ - Google Patents

半導体チップ

Info

Publication number
JP3405697B2
JP3405697B2 JP26574499A JP26574499A JP3405697B2 JP 3405697 B2 JP3405697 B2 JP 3405697B2 JP 26574499 A JP26574499 A JP 26574499A JP 26574499 A JP26574499 A JP 26574499A JP 3405697 B2 JP3405697 B2 JP 3405697B2
Authority
JP
Japan
Prior art keywords
chip
semiconductor chip
wire
external connection
protective film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
JP26574499A
Other languages
English (en)
Other versions
JP2001093931A (ja
Inventor
茂幸 上田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm Co Ltd
Original Assignee
Rohm Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=17421405&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=JP3405697(B2) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Rohm Co Ltd filed Critical Rohm Co Ltd
Priority to JP26574499A priority Critical patent/JP3405697B2/ja
Priority to KR1020000054904A priority patent/KR100752885B1/ko
Priority to TW089119301A priority patent/TW464994B/zh
Priority to US09/665,663 priority patent/US6744140B1/en
Publication of JP2001093931A publication Critical patent/JP2001093931A/ja
Application granted granted Critical
Publication of JP3405697B2 publication Critical patent/JP3405697B2/ja
Priority to US10/805,385 priority patent/US7037754B2/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/03Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/60Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04073Bonding areas specifically adapted for connectors of different types
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05639Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05669Platinum [Pt] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05678Iridium [Ir] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13139Silver [Ag] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/13164Palladium [Pd] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13163Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/13169Platinum [Pt] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16135Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48639Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48644Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48663Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/48669Platinum (Pt) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73207Bump and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01032Germanium [Ge]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01046Palladium [Pd]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01077Iridium [Ir]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/049Nitrides composed of metals from groups of the periodic table
    • H01L2924/050414th Group
    • H01L2924/05042Si3N4
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/10251Elemental semiconductors, i.e. Group IV
    • H01L2924/10253Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1032III-V
    • H01L2924/10329Gallium arsenide [GaAs]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Wire Bonding (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Semiconductor Integrated Circuits (AREA)

Description

【発明の詳細な説明】
【0001】
【発明の属する技術分野】この発明は、半導体チップお
よびその製造方法に関する。
【0002】
【従来の技術】半導体チップの内部配線は、コストを低
く抑えるために、アルミニウムなどで構成されているの
が一般的である。このアルミニウムなどからなる配線
は、湿気による酸化を受けやすい。そのため、配線の表
面は、たとえば窒化シリコンからなる表面保護膜で覆わ
れていて、この表面保護膜に開口部を形成して配線の一
部を露出させることにより、リード端子のような外部端
子との接続のための外部接続用パッドが形成されてい
る。そして、たとえば金(Au)からなるワイヤの一端
を外部接続用パッドに付着させて接続し、ワイヤの他端
を外部端子に接続することにより、半導体チップの配線
と外部端子との電気接続が達成される。
【0003】
【発明が解決しようとする課題】ワイヤが外部接続用パ
ッドに接続された後は、外部接続用パッドの表面がワイ
ヤで覆いつくされることが好ましい。ところが、たとえ
ば外部接続用パッド上におけるワイヤの付着面積が少な
い場合には、外部接続用パッドの表面がワイヤで覆いつ
くされず、外部接続用パッドの一部が露出したままにな
るおそれがある。外部接続用パッドは、アルミニウムな
どで構成されているから、露出していると湿気などで酸
化されて腐食されてしまうおそれがある。
【0004】そこで、この発明の目的は、ワイヤの接続
状態にかかわらず、外部接続用パッドが腐食されるおそ
れのない半導体チップおよびその製造方法を提供するこ
とである。
【0005】
【課題を解決するための手段および発明の効果】上記の
目的を達成するための請求項1記載の発明は、内部配線
を覆う表面保護膜を有し、この表面保護膜を他の半導体
チップの表面に対向させた状態で、当該他の半導体チッ
プの表面に重ね合わされて接合される半導体チップであ
って、上記表面保護膜から上記内部配線を部分的に露出
させることにより形成された外部接続用パッドと、この
外部接続用パッドとは異なる部分で、上記表面保護膜か
ら上記内部配線を部分的に露出させることにより形成さ
れたチップ接続用パッドと、上記他の半導体チップとの
電気接続のために、耐酸化性を有する金属材料を用いて
上記チップ接続用パッド上に隆起して形成されたバンプ
と、上記外部接続用パッド上に耐酸化性を有する金属材
料を用いて、上記バンプとほぼ同じ高さに形成されてお
り、外部端子との電気接続のためのワイヤが接続される
ワイヤ接続部とを含むことを特徴とする半導体チップで
ある。
【0006】この発明によれば、外部接続用パッド上に
は、耐酸化性を有する金属材料からなるワイヤ接続部が
形成されている。言い換えれば、外部接続用パッドの表
面は、耐酸化性を有する金属材料からなるワイヤ接続部
によって覆われている。これにより、ワイヤ接続部への
ワイヤの接続状態にかかわらず、外部接続用パッドが外
部に露呈することはないから、外部接続用パッドが湿気
などで酸化されて腐食されるおそれはない。
【0007】
【0008】また、ワイヤ接続部がバンプと同一材料で
構成されているので、ワイヤ接続部をバンプと同じ工程
で形成することができる。
【0009】そして、ワイヤ接続部をバンプと同一の工
程で形成することができるから、外部接続用パッド上に
ワイヤ接続部を設けたことによって、半導体チップの製
造工程数が増加することはない。さらには、請求項2に
記載のように、上記ワイヤ接続部は、上記ワイヤと同一
材料で構成されていることが好ましい。こうすることに
より、ワイヤ接続部へのワイヤの付着性を向上させるこ
とができる。
【0010】
【発明の実施の形態】以下では、この発明の実施の形態
を、添付図面を参照して詳細に説明する。図1は、この
発明の一実施形態に係る半導体チップが適用された半導
体装置の概略構成を示す図解的な断面図である。この半
導体装置は、いわゆるチップ・オン・チップ構造を有し
ており、親チップ1の表面11に子チップ2を重ね合わ
せて接合した後、これらをパッケージ3に納めることに
よって構成されている。
【0011】親チップ1および子チップ2は、たとえば
シリコンチップからなっている。親チップ1の表面11
は、親チップ1の基体をなす半導体基板においてトラン
ジスタなどの機能素子が形成された活性表層領域側の表
面であり、最表面は、たとえば窒化シリコンで構成され
る表面保護膜で覆われている。この表面保護膜上には、
複数のワイヤ接続部12が周縁付近に配置されており、
このワイヤ接続部12は、たとえば金からなるボンディ
ングワイヤ4によってリードフレーム5に接続されてい
る。また、親チップ1の表面11には、子チップ2との
電気接続のための複数個のバンプBMが配置されてい
る。
【0012】子チップ2は、表面21を親チップ1の表
面11に対向させた、いわゆるフェースダウン方式で親
チップ1に接合されている。子チップ2の表面21は、
子チップ2の基体をなす半導体基板においてトランジス
タなどの機能素子が形成された活性表層領域側の表面で
あり、最表面は、たとえば窒化シリコンからなる表面保
護膜で覆われている。この表面保護膜上には、内部配線
に接続された複数個のバンプBSが親チップ1のバンプ
BMに対向して配置されており、子チップ2は、バンプ
BSがそれぞれ対向する親チップ1のバンプBMに接続
されることによって、親チップ1の表面11との間に所
定間隔を保持した状態で支持されるとともに、親チップ
1と電気的に接続されている。
【0013】図2は、親チップ1の一部を拡大して示す
断面図である。親チップ1の基体をなす半導体基板13
上には、たとえば酸化シリコンで構成される層間絶縁膜
14が形成されており、この層間絶縁膜14上には、た
とえばアルミニウムからなる内部配線15が配設されて
いる。層間絶縁膜14および内部配線15の表面は、た
とえば窒化シリコンで構成される表面保護膜16で覆わ
れている。そして、この表面保護膜16に開口部17
A,17Bを形成して、表面保護膜16から内部配線1
5を部分的に露出させることにより、それぞれチップ間
接続用パッド15Aおよび外部接続用パッド15Bが形
成されている。
【0014】開口部17A内に形成されたチップ間接続
用パッド15A上には、耐酸化性の金属からなるバンプ
BMが隆起して形成されている。一方、外部接続用パッ
ド15Bは、親チップ1の周縁部に形成されており、こ
の外部接続用パッド15B上には、耐酸化性の金属を用
いて、ボンディングワイヤ4(図1参照)を接続するた
めのワイヤ接続部12が隆起して形成されている。バン
プBMおよびワイヤ接続部12を構成する耐酸化性の金
属としては、たとえば金、プラチナ、銀、パラジウムま
たはイリジウムなどを例示することができ、特に金を用
いることが好ましい。また、ワイヤ接続部12は、ボン
ディングワイヤ4と同一の材料で構成されることが好ま
しく、こうすることにより、ワイヤ接続部12へのボン
ディングワイヤ4の付着性を向上させることができる。
【0015】さらに、バンプBMとワイヤ接続部12と
は、同じ材料を用いることにより、同一の工程で形成す
ることができる。たとえば、表面保護膜16に開口部1
7A,17Bを形成した後、この開口部17A,17B
が形成された表面保護膜16上にシード膜を形成する。
そして、このシード膜上に、チップ間接続用パッド15
A(開口部17A)および外部接続用パッド15B(開
口部17B)に対応する開口を有するレジスト膜をパタ
ーン形成した後、バンプBMおよびワイヤ接続部12の
材料を用いたメッキを行う。その後、シード膜上のレジ
スト膜を除去し、さらにレジスト膜の除去によって露出
したシード膜を除去することにより、チップ間接続用パ
ッド15Aおよび外部接続用パッド15B上に、それぞ
れバンプBMおよびワイヤ接続部12を得ることができ
る。
【0016】以上のようにこの実施形態によれば、外部
接続用パッド15B(配線15)上には、耐酸化性を有
する金属材料からなるワイヤ接続部12が隆起して形成
されている。言い換えれば、外部接続用パッド15Bの
表面は、耐酸化性を有する金属材料からなるワイヤ接続
部12によって覆われている。そして、リードフレーム
5との電気接続のためのボンディングワイヤ4は、ワイ
ヤ接続部12に溶着されるようになっている。これによ
り、ワイヤ接続部12へのボンディングワイヤ4の接続
状態にかかわらず、外部接続用パッド15Bが外部に露
呈することはないから、外部接続用パッド15Bが湿気
などで酸化されて腐食されるおそれはない。
【0017】また、ワイヤ接続部12は、バンプBMと
同じ材料を用いることにより同一の工程で形成すること
ができるから、このワイヤ接続部12を設けたことによ
って、親チップ1の製造工程数が増加することはない。
ただし、バンプBMとワイヤ接続部12とを異なる材料
で構成してもよく、この場合には、ワイヤ接続部12は
バンプBMと別の工程で形成することになる。この発明
の一実施形態について説明したが、この発明は、他の形
態でも実施することができる。たとえば、親チップ1お
よび子チップ2は、いずれもシリコンからなるチップで
あるとしたが、シリコンの他にも、化合物半導体(たと
えばガリウム砒素半導体など)やゲルマニウム半導体な
どの他の任意の半導体材料を用いた半導体チップであっ
てもよい。この場合に、親チップ1の半導体材料と子チ
ップ2の半導体材料は、同じでもよいし異なっていても
よい。
【0018】また、上述の実施形態では、チップ・オン
・チップ構造の半導体装置を取り上げたが、この発明に
係る半導体チップは、チップ・オン・チップ構造以外の
構造を有する半導体装置に広く適用することができる。
その他、特許請求の範囲に記載された事項の範囲内で、
種々の設計変更を施すことが可能である。
【図面の簡単な説明】
【図1】この発明の一実施形態に係る半導体チップが適
用された半導体装置の概略構成を示す図解的な断面図で
ある。
【図2】図1に示す半導体装置に備えられている親チッ
プの一部を拡大して示す断面図である。
【符号の説明】
1 親チップ(半導体チップ) 11 表面(半導体チップの表面) 12 ワイヤ接続部 15 内部配線 15A チップ間接続用パッド 15B 外部接続用パッド 16 表面保護膜 17A,17B 開口部 2 子チップ(他の半導体チップ) 21 表面(他の半導体チップの表面) 4 ボンディングワイヤ 5 リードフレーム(外部端子) BM バンプ
───────────────────────────────────────────────────── フロントページの続き (58)調査した分野(Int.Cl.7,DB名) H01L 21/60 301 H01L 25/07 H01L 25/18 H01L 21/60 H01L 25/065

Claims (2)

    (57)【特許請求の範囲】
  1. 【請求項1】内部配線を覆う表面保護膜を有し、この表
    面保護膜を他の半導体チップの表面に対向させた状態
    で、当該他の半導体チップの表面に重ね合わされて接合
    される半導体チップであって、 上記表面保護膜から上記内部配線を部分的に露出させる
    ことにより形成された外部接続用パッドと、 この外部接続用パッドとは異なる部分で、上記表面保護
    膜から上記内部配線を部分的に露出させることにより形
    成されたチップ接続用パッドと、 上記他の半導体チップとの電気接続のために、耐酸化性
    を有する金属材料を用いて上記チップ接続用パッド上に
    隆起して形成されたバンプと 上記外部接続用パッド上に上記バンプと同一の耐酸化性
    を有する金属材料を用いて、上記バンプとほぼ同じ高さ
    に形成されており、外部端子との電気接続のためのワイ
    ヤが接続されるワイヤ接続部とを含むことを特徴とする
    半導体チップ。
  2. 【請求項2】上記ワイヤ接続部は、上記ワイヤと同一材
    料で構成されていることを特徴とする請求項1記載の半
    導体チップ。
JP26574499A 1999-09-20 1999-09-20 半導体チップ Ceased JP3405697B2 (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP26574499A JP3405697B2 (ja) 1999-09-20 1999-09-20 半導体チップ
KR1020000054904A KR100752885B1 (ko) 1999-09-20 2000-09-19 반도체 칩 및 반도체 칩의 제조방법
TW089119301A TW464994B (en) 1999-09-20 2000-09-20 Semiconductor chip and method of producing the same
US09/665,663 US6744140B1 (en) 1999-09-20 2000-09-20 Semiconductor chip and method of producing the same
US10/805,385 US7037754B2 (en) 1999-09-20 2004-03-22 Semiconductor chip and method of producing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP26574499A JP3405697B2 (ja) 1999-09-20 1999-09-20 半導体チップ

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2002287566A Division JP2003179201A (ja) 2002-09-30 2002-09-30 半導体チップの製造方法

Publications (2)

Publication Number Publication Date
JP2001093931A JP2001093931A (ja) 2001-04-06
JP3405697B2 true JP3405697B2 (ja) 2003-05-12

Family

ID=17421405

Family Applications (1)

Application Number Title Priority Date Filing Date
JP26574499A Ceased JP3405697B2 (ja) 1999-09-20 1999-09-20 半導体チップ

Country Status (4)

Country Link
US (2) US6744140B1 (ja)
JP (1) JP3405697B2 (ja)
KR (1) KR100752885B1 (ja)
TW (1) TW464994B (ja)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4597972B2 (ja) * 2003-03-31 2010-12-15 東京エレクトロン株式会社 処理部材上に隣接するコーティングを接合する方法。
US7521287B2 (en) * 2006-11-20 2009-04-21 International Business Machines Corporation Wire and solder bond forming methods

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5829128A (en) * 1993-11-16 1998-11-03 Formfactor, Inc. Method of mounting resilient contact structures to semiconductor devices
JPH02150554A (ja) * 1988-11-30 1990-06-08 Suzuki Motor Co Ltd 連続可変変速機のクリープ制御装置
JP3152796B2 (ja) * 1993-05-28 2001-04-03 株式会社東芝 半導体装置およびその製造方法
JP3663657B2 (ja) 1994-03-30 2005-06-22 株式会社デンソー 半導体装置の製造方法
EP0675529A3 (en) * 1994-03-30 1998-06-03 Denso Corporation Process for manufacturing vertical MOS transistors
US5723376A (en) * 1994-06-23 1998-03-03 Nippondenso Co., Ltd. Method of manufacturing SiC semiconductor device having double oxide film formation to reduce film defects
JP3531291B2 (ja) 1994-06-23 2004-05-24 株式会社デンソー 炭化珪素半導体装置の製造方法
JPH08306853A (ja) * 1995-05-09 1996-11-22 Fujitsu Ltd 半導体装置及びその製造方法及びリードフレームの製造方法
JP3303601B2 (ja) 1995-05-19 2002-07-22 日産自動車株式会社 溝型半導体装置
JP3493903B2 (ja) * 1995-09-29 2004-02-03 株式会社デンソー 半導体装置
FR2742011B1 (fr) * 1995-11-30 1998-02-20 Sfim Ind Moteur a vibrations a interface rotor/stator a alliage a memoire de forme
KR100438256B1 (ko) * 1995-12-18 2004-08-25 마츠시타 덴끼 산교 가부시키가이샤 반도체장치 및 그 제조방법
JPH09321049A (ja) 1996-05-29 1997-12-12 Toshiba Corp バンプ構造体の製造方法
JP3555062B2 (ja) * 1997-07-22 2004-08-18 ローム株式会社 半導体装置の構造
JPH11163223A (ja) 1997-12-02 1999-06-18 Rohm Co Ltd 半導体チップ、およびこれを備えた半導体装置
KR100467946B1 (ko) * 1997-01-24 2005-01-24 로무 가부시키가이샤 반도체 칩의 제조방법
JP3349058B2 (ja) 1997-03-21 2002-11-20 ローム株式会社 複数のicチップを備えた半導体装置の構造
JPH10321634A (ja) 1997-05-22 1998-12-04 Citizen Watch Co Ltd 突起電極の製造方法
JPH10340907A (ja) 1997-06-09 1998-12-22 Casio Comput Co Ltd 突起電極の形成方法
JP3412672B2 (ja) 1997-10-09 2003-06-03 ローム株式会社 半導体装置、およびこの半導体装置の製造方法
JP3111312B2 (ja) 1997-10-29 2000-11-20 ローム株式会社 半導体装置
JP3398609B2 (ja) 1998-11-30 2003-04-21 シャープ株式会社 半導体装置
US6707159B1 (en) * 1999-02-18 2004-03-16 Rohm Co., Ltd. Semiconductor chip and production process therefor
JP3413120B2 (ja) * 1999-02-23 2003-06-03 ローム株式会社 チップ・オン・チップ構造の半導体装置
JP2001127289A (ja) 1999-10-28 2001-05-11 Denso Corp 半導体装置および半導体装置の製造方法
JP2001284587A (ja) 2000-03-28 2001-10-12 Kaga Toshiba Electron Kk 半導体装置およびその製造方法
JP2002158233A (ja) 2000-11-17 2002-05-31 Sanyo Electric Co Ltd 絶縁ゲート型半導体装置の製造方法
JP5010774B2 (ja) 2000-12-28 2012-08-29 富士電機株式会社 半導体装置の製造方法及び半導体装置
JP4581270B2 (ja) 2001-03-05 2010-11-17 住友電気工業株式会社 SiC半導体のイオン注入層及びその製造方法

Also Published As

Publication number Publication date
US20040173917A1 (en) 2004-09-09
TW464994B (en) 2001-11-21
US6744140B1 (en) 2004-06-01
KR20010039901A (ko) 2001-05-15
US7037754B2 (en) 2006-05-02
KR100752885B1 (ko) 2007-08-28
JP2001093931A (ja) 2001-04-06

Similar Documents

Publication Publication Date Title
JP3418134B2 (ja) チップ・オン・チップ構造の半導体装置
JP3631120B2 (ja) 半導体装置
US5793108A (en) Semiconductor integrated circuit having a plurality of semiconductor chips
JP2006507686A5 (ja)
KR100239695B1 (ko) 칩 사이즈 반도체 패키지 및 그 제조 방법
JP3397852B2 (ja) チップ・オン・ボード組立体およびその製造方法
JP3402086B2 (ja) 半導体装置およびその製造方法
JP2838703B2 (ja) 半導体パッケージの製造方法
JP2003188263A (ja) 半導体集積回路チップの製造方法とその半導体集積回路チップを用いた半導体パッケージ
JP3405697B2 (ja) 半導体チップ
JP4422380B2 (ja) 半導体装置の製造方法
JP3715816B2 (ja) 半導体チップ
JPH1140601A (ja) 半導体装置の構造
JP3734453B2 (ja) 半導体装置の製造方法
JP3255896B2 (ja) チップ・オン・チップ構造の半導体装置
JP3702152B2 (ja) 半導体装置
JP2003179201A (ja) 半導体チップの製造方法
JP2000228485A (ja) チップ・オン・チップ構造の半導体装置および半導体チップ
JP3169072B2 (ja) 半導体装置
JP3965767B2 (ja) 半導体チップの基板実装構造
JP2001118957A (ja) 半導体装置
JP2863287B2 (ja) 半導体装置のボンディングパッド電極の構造
JP2001094043A (ja) 半導体チップ
JP2864684B2 (ja) 半導体集積回路
JP2890795B2 (ja) 混成集積回路

Legal Events

Date Code Title Description
RVOP Cancellation by post-grant opposition