JP2018064082A - 静電放電回路 - Google Patents
静電放電回路 Download PDFInfo
- Publication number
- JP2018064082A JP2018064082A JP2017055336A JP2017055336A JP2018064082A JP 2018064082 A JP2018064082 A JP 2018064082A JP 2017055336 A JP2017055336 A JP 2017055336A JP 2017055336 A JP2017055336 A JP 2017055336A JP 2018064082 A JP2018064082 A JP 2018064082A
- Authority
- JP
- Japan
- Prior art keywords
- esd
- type transistor
- terminal
- node
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000004044 response Effects 0.000 claims description 5
- 238000010586 diagram Methods 0.000 description 12
- 230000003071 parasitic effect Effects 0.000 description 11
- 239000004065 semiconductor Substances 0.000 description 11
- 230000000694 effects Effects 0.000 description 10
- 230000015556 catabolic process Effects 0.000 description 7
- 230000008859 change Effects 0.000 description 4
- 238000012986 modification Methods 0.000 description 4
- 230000004048 modification Effects 0.000 description 4
- 230000006378 damage Effects 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 239000007787 solid Substances 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- 230000010354 integration Effects 0.000 description 1
- 230000028161 membrane depolarization Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
- G06F21/72—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information in cryptographic circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/0203—Particular design considerations for integrated circuits
- H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
- H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
- H01L27/0255—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using diodes as protective elements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/50—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the boundary region between the core region and the peripheral circuit region
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06K—GRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
- G06K19/00—Record carriers for use with machines and with at least a part designed to carry digital markings
- G06K19/06—Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
- G06K19/067—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
- G06K19/07—Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
- G06K19/077—Constructional details, e.g. mounting of circuits in the carrier
- G06K19/07749—Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/26—Sensing or reading circuits; Data output circuits
- G11C16/28—Sensing or reading circuits; Data output circuits using differential sensing or reference cells, e.g. dummy cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/30—Power supply circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3436—Arrangements for verifying correct programming or erasure
- G11C16/3454—Arrangements for verifying correct programming or for detecting overprogrammed cells
- G11C16/3459—Circuits or methods to verify correct programming of nonvolatile memory cells
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
- G11C17/16—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM using electrically-fusible links
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
- G11C17/18—Auxiliary circuits, e.g. for writing into memory
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/021—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in voltage or current generators
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/028—Detection or location of defective auxiliary circuits, e.g. defective refresh counters with adaption or trimming of parameters
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/145—Applications of charge pumps; Boosted voltage circuits; Clamp circuits therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/14—Dummy cell management; Sense reference voltage generators
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/18—Bit line organisation; Bit line lay-out
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/14—Word line organisation; Word line lay-out
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3157—Partial encapsulation or coating
- H01L23/3171—Partial encapsulation or coating the coating being directly applied to the semiconductor body, e.g. passivation layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Geometry or layout of the interconnection structure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4916—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4966—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2
- H01L29/4975—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a composite material, e.g. organic material, TiN, MoSi2 being a silicide layer, e.g. TiSi2
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
- H10B41/35—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region with a cell select transistor, e.g. NAND
Abstract
Description
Claims (10)
- パッドに接続される静電放電(ESD)回路であって、
p型トランジスタと、n型トランジスタと、制御回路を有し、
前記p型トランジスタの第1ソース/ドレイン端子が前記パッドに接続され、
前記n型トランジスタの第1ソース/ドレイン端子が前記p型トランジスタの第1ソース/ドレイン端子に接続され、かつ、前記n型トランジスタの第2ソース/ドレイン端子は第1ノードに接続され、
前記制御回路は、前記パッド、前記第1ノード、前記p型トランジスタのゲート端子、及び前記n型トランジスタのゲート端子に接続され、
前記パッドがESDザッピングを受け取るとき、前記制御回路は、前記p型トランジスタへ第1電圧降下を供し、かつ、前記n型トランジスタへ第2電圧降下を供し、前記p型トランジスタと前記n型トランジスタは、前記第1電圧降下と前記第2電圧降下に応じてターンオンされる、
ESD回路。 - 前記制御回路は、第1抵抗器と、第2抵抗器と、複数のダイオードを有し、
前記第1抵抗器の第1端子は前記パッドに接続され、かつ、前記第1抵抗器の第2端子は第2ノードに接続され、
前記第2抵抗器の第1端子は前記第1ノードに接続され、かつ、前記第2抵抗器の第2端子は第3ノードに接続され、
前記複数のダイオードは、前記第1ノードと前記第3ノードとの間で直列に接続され、
前記p型トランジスタの前記ゲート端子は前記第2ノードに接続され、かつ、前記n型トランジスタの前記ゲート端子は前記第3ノードに接続される、
請求項1に記載のESD回路。 - 前記複数のダイオードのうちの最初のダイオードのアノード端子は前記第2ノードに接続され、
前記複数のダイオードのうちの最後のダイオードのカソード端子は前記第3ノードに接続され、
前記複数のダイオードのうちの任意の他のダイオードのアノード端子は、前記任意の他のダイオードの直前のダイオードのカソード端子に接続され、かつ、
前記複数のダイオードのうちの任意の他のダイオードのアノード端子は、前記任意の他のダイオードの直後のダイオードのアノード端子に接続される、
請求項2に記載のESD回路。 - 前記パッドが前記ESDザッピングを受け取るとき、前記制御回路は負荷電流を受け取り、
前記負荷電流が前記第1抵抗器を貫流することで、前記第1電圧降下が生じ、かつ、
前記負荷電流が前記第2抵抗器を貫流することで、前記第2電圧降下が生じる、
請求項2に記載のESD回路。 - 前記パッドと内部回路との間で接続されるスイッチトランジスタをさらに有する請求項1に記載のESD回路であって、
前記スイッチトランジスタの第1ソース/ドレイン端子は前記パッドに接続され、
前記スイッチトランジスタの第2ソース/ドレイン端子は前記内部回路に接続され、かつ、
前記スイッチトランジスタのゲート端子は正常低信号を受け取る、
ESD回路。 - 前記p型トランジスタの主端子が前記パッドに接続され、かつ、
前記n型トランジスタの主端子が前記第1ノードに接続される、
請求項1に記載のESD回路。 - パッドに接続される静電放電(ESD)回路であって、
前記パッドと第1ノードとの間でカスケード状に接続される複数のトランジスタ、
前記パッド、前記第1ノード、前記p型トランジスタのゲート端子、及び前記複数のトランジスタのゲート端子に接続される制御回路、
を有し、
前記複数のトランジスタの第1部分は複数のp型トランジスタを含み、かつ、前記複数のトランジスタの第2部分は少なくとも1つのn型トランジスタを含み、
前記パッドがESDザッピングを受け取るとき、前記制御回路は前記複数のトランジスタにそれぞれ複数の電圧降下を与え、かつ、前記複数のトランジスタは前記複数の電圧降下に応じてターンオンされる、
ESD回路。 - 前記制御回路が、
第2ノードと第3ノードとの間で直列に接続する複数のダイオード、及び、
複数の抵抗器、
を有し、
前記パッドが前記ESDザッピングを受け取るとき、前記制御回路及び前記複数のダイオードは負荷電流を受け取り、
前記負荷電流が前記複数の抵抗器を流れることで、前記複数の抵抗器に対応する電圧降下が生じる、
請求項7に記載のESD回路。 - 前記複数のダイオードのうちの最初のダイオードのアノード端子は前記第2ノードに接続され、
前記複数のダイオードのうちの最後のダイオードのカソード端子は前記第3ノードに接続され、
前記複数のダイオードのうちの任意の他のダイオードのアノード端子は、前記任意の他のダイオードの直前のダイオードのカソード端子に接続され、かつ、
前記複数のダイオードのうちの任意の他のダイオードのアノード端子は、前記任意の他のダイオードの直後のダイオードのアノード端子に接続される、
請求項8に記載のESD回路。 - 前記パッドと内部回路との間で接続されるスイッチトランジスタをさらに有する請求項7に記載のESD回路であって、
前記スイッチトランジスタの第1ソース/ドレイン端子は前記パッドに接続され、
前記スイッチトランジスタの第2ソース/ドレイン端子は前記内部回路に接続され、かつ、
前記スイッチトランジスタのゲート端子は正常低信号を受け取る、
ESD回路。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201662406968P | 2016-10-12 | 2016-10-12 | |
US62/406,968 | 2016-10-12 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2018064082A true JP2018064082A (ja) | 2018-04-19 |
JP6503395B2 JP6503395B2 (ja) | 2019-04-17 |
Family
ID=61728639
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2017055336A Active JP6503395B2 (ja) | 2016-10-12 | 2017-03-22 | 静電放電回路 |
JP2017198062A Active JP6550664B2 (ja) | 2016-10-12 | 2017-10-11 | アンチヒューズ物理的複製不可能関数ユニットおよび関連する制御方法 |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2017198062A Active JP6550664B2 (ja) | 2016-10-12 | 2017-10-11 | アンチヒューズ物理的複製不可能関数ユニットおよび関連する制御方法 |
Country Status (4)
Country | Link |
---|---|
US (2) | US10283511B2 (ja) |
JP (2) | JP6503395B2 (ja) |
CN (4) | CN107946294B (ja) |
TW (4) | TWI611645B (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3547334A1 (en) | 2018-03-29 | 2019-10-02 | Sumida Corporation | Coil component, electronic equipment, metallic magnetic powder and support apparatus |
US20200395752A1 (en) * | 2019-06-14 | 2020-12-17 | Ememory Technology Inc. | Electrostatic discharge circuit |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107768373B (zh) * | 2016-08-15 | 2022-05-10 | 华邦电子股份有限公司 | 存储元件及其制造方法 |
TWI669714B (zh) * | 2018-05-29 | 2019-08-21 | 力旺電子股份有限公司 | 電壓控制裝置及記憶體系統 |
TWI782882B (zh) * | 2018-06-01 | 2022-11-01 | 聯華電子股份有限公司 | 半導體裝置 |
US11282844B2 (en) * | 2018-06-27 | 2022-03-22 | Ememory Technology Inc. | Erasable programmable non-volatile memory including two floating gate transistors with the same floating gate |
US10839872B2 (en) * | 2018-07-03 | 2020-11-17 | Ememory Technology Inc. | Random bit cell using an initial state of a latch to generate a random bit |
US10797064B2 (en) * | 2018-09-19 | 2020-10-06 | Ememory Technology Inc. | Single-poly non-volatile memory cell and operating method thereof |
US11416416B2 (en) * | 2019-01-13 | 2022-08-16 | Ememory Technology Inc. | Random code generator with non-volatile memory |
US10770158B1 (en) * | 2019-05-15 | 2020-09-08 | Western Digital Technologies, Inc. | Detecting a faulty memory block |
TWI711240B (zh) * | 2019-07-30 | 2020-11-21 | 長庚大學 | 寬能隙半導體元件於靜電放電與電磁脈衝之防護方法以及靜電放電與電磁脈衝之防護裝置 |
TWI785736B (zh) * | 2020-11-16 | 2022-12-01 | 力旺電子股份有限公司 | 非揮發性記憶體之記憶胞 |
CN113129985A (zh) * | 2021-03-29 | 2021-07-16 | 深圳市国微电子有限公司 | 一种物理不可克隆单元及读取电路 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001358297A (ja) * | 2000-06-14 | 2001-12-26 | Nec Corp | 静電保護回路 |
JP2002261241A (ja) * | 2001-03-01 | 2002-09-13 | Denso Corp | 静電気保護回路 |
JP2002313949A (ja) * | 2001-04-13 | 2002-10-25 | Fuji Electric Co Ltd | 過電圧保護回路 |
JP2010225930A (ja) * | 2009-03-24 | 2010-10-07 | Toshiba Corp | Esd保護回路 |
US20110194219A1 (en) * | 2010-02-08 | 2011-08-11 | Stmicroelectronics (Rousset) Sas | Integrated circuit provided with a protection against electrosatatic discharges |
JP2012195432A (ja) * | 2011-03-16 | 2012-10-11 | Toshiba Corp | 半導体集積回路 |
Family Cites Families (51)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3861426B2 (ja) * | 1996-12-27 | 2006-12-20 | セイコーエプソン株式会社 | 半導体装置の保護回路 |
TW328231U (en) * | 1997-09-05 | 1998-03-11 | Song-Zhao He | Thigh sporting exerciser |
TW399206B (en) * | 1998-05-15 | 2000-07-21 | Vanguard Int Semiconduct Corp | Anti-fuse programming and detection circuit |
TW511268B (en) * | 2000-04-21 | 2002-11-21 | Winbond Electronics Corp | Output buffer with excellent electrostatic discharge protection effect |
ATE520186T1 (de) * | 2001-03-16 | 2011-08-15 | Sofics Bvba | Strukturen zum schutz vor elektrostatischen entladungen für schnelle technologien mit gemischten und ultraniedrigen spannungsversorgungen |
KR100369361B1 (ko) * | 2001-03-30 | 2003-01-30 | 주식회사 하이닉스반도체 | 실리사이드 정전방전보호 트랜지스터를 갖는 집적회로 |
US6744105B1 (en) | 2003-03-05 | 2004-06-01 | Advanced Micro Devices, Inc. | Memory array having shallow bit line with silicide contact portion and method of formation |
TW586221B (en) * | 2003-03-20 | 2004-05-01 | Powerchip Semiconductor Corp | Flash memory with selective gate within a substrate and method of fabricating the same |
JP2005302850A (ja) | 2004-04-08 | 2005-10-27 | Renesas Technology Corp | 半導体記憶装置 |
US7177190B2 (en) * | 2004-11-26 | 2007-02-13 | Aplus Flash Technology, Inc. | Combination nonvolatile integrated memory system using a universal technology most suitable for high-density, high-flexibility and high-security sim-card, smart-card and e-passport applications |
US20060250581A1 (en) * | 2005-05-03 | 2006-11-09 | Eastman Kodak Company | Display apparatus using LCD panel |
ITRM20050310A1 (it) * | 2005-06-15 | 2006-12-16 | Micron Technology Inc | Convergenza a programmazione selettiva lenta in un dispositivo di memoria flash. |
US7277348B2 (en) * | 2005-12-12 | 2007-10-02 | Klp International, Ltd. | Memory cell comprising an OTP nonvolatile memory unit and a SRAM unit |
CN1983306A (zh) * | 2005-12-14 | 2007-06-20 | 晨星半导体股份有限公司 | 非挥发性内存的操作方法及其相关电路 |
KR100742284B1 (ko) * | 2006-02-09 | 2007-07-24 | 삼성전자주식회사 | 비휘발성 메모리 소자 및 그 형성방법 |
CN100568393C (zh) * | 2006-06-14 | 2009-12-09 | 国际商业机器公司 | 数据存储装置、数据存储方法以及数据读取方法 |
JP4855851B2 (ja) * | 2006-07-03 | 2012-01-18 | 株式会社東芝 | 半導体記憶装置 |
KR20100050471A (ko) * | 2007-06-21 | 2010-05-13 | 샌디스크 코포레이션 | 프로그램 펄스 지속 시간의 지능적 제어 |
US7599225B2 (en) * | 2007-07-13 | 2009-10-06 | Macronix International Co., Ltd. | Method of programming and erasing a non-volatile memory array |
KR101039856B1 (ko) * | 2007-11-29 | 2011-06-09 | 주식회사 하이닉스반도체 | 정전기 방전 회로 |
EP2308051A1 (en) * | 2008-05-07 | 2011-04-13 | Aplus Flash Technology, Inc. | A nand based nmos nor flash memory cell/array and a method of forming same |
WO2009151894A1 (en) * | 2008-06-12 | 2009-12-17 | Sandisk Corporation | Nonvolatile memory and method with index programming and reduced verify |
KR101532584B1 (ko) | 2009-01-30 | 2015-06-30 | 삼성전자주식회사 | 비휘발성 메모리 장치, 및 그의 프로그램 방법 |
KR101012982B1 (ko) * | 2009-06-30 | 2011-02-10 | 주식회사 하이닉스반도체 | 불휘발성 메모리 소자의 동작 방법 |
US8233320B2 (en) * | 2009-07-10 | 2012-07-31 | Aplus Flash Technology, Inc. | High speed high density NAND-based 2T-NOR flash memory design |
US8223556B2 (en) * | 2009-11-25 | 2012-07-17 | Sandisk Technologies Inc. | Programming non-volatile memory with a reduced number of verify operations |
US8369154B2 (en) | 2010-03-24 | 2013-02-05 | Ememory Technology Inc. | Channel hot electron injection programming method and related device |
US8130551B2 (en) * | 2010-03-31 | 2012-03-06 | Sandisk Technologies Inc. | Extra dummy erase pulses after shallow erase-verify to avoid sensing deep erased threshold voltage |
US8868923B1 (en) * | 2010-07-28 | 2014-10-21 | Sandia Corporation | Multi-factor authentication |
US8383475B2 (en) * | 2010-09-23 | 2013-02-26 | Globalfoundries Singapore Pte. Ltd. | EEPROM cell |
US8902627B1 (en) * | 2011-02-24 | 2014-12-02 | Impinj, Inc. | RFID IC with tunneling-voltage profile calibration |
US8389358B2 (en) * | 2011-07-22 | 2013-03-05 | United Microelectronics Corp. | Manufacturing method and structure of non-volatile memory |
KR101785448B1 (ko) * | 2011-10-18 | 2017-10-17 | 삼성전자 주식회사 | 비휘발성 메모리 장치 및 이의 프로그램 방법 |
CN103151346B (zh) * | 2011-12-07 | 2016-11-23 | 阿尔特拉公司 | 静电放电保护电路 |
EP2639816B1 (en) * | 2012-03-12 | 2019-09-18 | eMemory Technology Inc. | Method of fabricating a single-poly floating-gate memory device |
DE102013103082A1 (de) * | 2012-03-26 | 2013-09-26 | Intel Mobile Communications GmbH | Niederspannungs-ESD-Begrenzung unter Verwendung von Hochspannungsbauelementen |
US9356443B2 (en) * | 2012-07-31 | 2016-05-31 | Taiwan Semiconductor Manufacturing Company, Ltd. | ESD clamp for multiple power rails |
US8741713B2 (en) * | 2012-08-10 | 2014-06-03 | International Business Machines Corporation | Reliable physical unclonable function for device authentication |
CN103700403B (zh) * | 2012-09-27 | 2017-07-18 | 扬州稻源微电子有限公司 | 射频识别标签芯片的存储器读取电路 |
CN103700404A (zh) * | 2012-09-27 | 2014-04-02 | 扬州稻源微电子有限公司 | Eeprom的擦写操作方法、擦写控制电路以及rifd标签芯片 |
KR102088319B1 (ko) * | 2013-09-06 | 2020-03-13 | 에스케이하이닉스 주식회사 | 비휘발성 메모리 장치 |
US9440086B2 (en) * | 2013-09-11 | 2016-09-13 | Medtronic, Inc. | Optimized flash memory device for miniaturized devices |
KR102118979B1 (ko) * | 2013-09-13 | 2020-06-05 | 삼성전자주식회사 | 불휘발성 메모리 장치 및 그것의 프로그램 방법 |
US9236453B2 (en) | 2013-09-27 | 2016-01-12 | Ememory Technology Inc. | Nonvolatile memory structure and fabrication method thereof |
US9171628B2 (en) * | 2014-03-13 | 2015-10-27 | Macronix International Co., Ltd. | Incremental step pulse programming (ISPP) scheme capable of determining a next starting pulse based on a current program-verify pulse for improving programming speed |
CN104167223A (zh) * | 2014-07-31 | 2014-11-26 | 中山大学 | 一种对eeprom实现稳压的方法及eeprom器件 |
US9362001B2 (en) * | 2014-10-14 | 2016-06-07 | Ememory Technology Inc. | Memory cell capable of operating under low voltage conditions |
CN105632543B (zh) * | 2014-11-21 | 2018-03-30 | 松下知识产权经营株式会社 | 具有防篡改性的非易失性存储装置及集成电路卡 |
US9564216B2 (en) * | 2015-01-30 | 2017-02-07 | Macronix International Co., Ltd. | Stress trim and modified ISPP procedures for PCM |
KR20160108770A (ko) * | 2015-03-06 | 2016-09-20 | 에스케이하이닉스 주식회사 | 반도체 메모리 장치 및 그것의 동작 방법 |
CN105138870B (zh) * | 2015-10-08 | 2018-09-07 | 浪潮(北京)电子信息产业有限公司 | 一种芯片合法性鉴别方法及装置 |
-
2017
- 2017-03-22 JP JP2017055336A patent/JP6503395B2/ja active Active
- 2017-03-22 US US15/465,616 patent/US10283511B2/en active Active
- 2017-04-05 TW TW106111349A patent/TWI611645B/zh active
- 2017-04-12 TW TW106112112A patent/TWI637491B/zh active
- 2017-04-12 CN CN201710235651.2A patent/CN107946294B/zh active Active
- 2017-05-25 CN CN201710377579.7A patent/CN107946305B/zh active Active
- 2017-06-23 US US15/631,444 patent/US10083975B2/en active Active
- 2017-09-25 TW TW106132852A patent/TWI621124B/zh active
- 2017-09-30 CN CN201710917848.4A patent/CN107945832B/zh active Active
- 2017-10-06 TW TW106134524A patent/TWI643090B/zh active
- 2017-10-11 JP JP2017198062A patent/JP6550664B2/ja active Active
- 2017-10-12 CN CN201710946826.0A patent/CN107944301B/zh active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001358297A (ja) * | 2000-06-14 | 2001-12-26 | Nec Corp | 静電保護回路 |
JP2002261241A (ja) * | 2001-03-01 | 2002-09-13 | Denso Corp | 静電気保護回路 |
JP2002313949A (ja) * | 2001-04-13 | 2002-10-25 | Fuji Electric Co Ltd | 過電圧保護回路 |
JP2010225930A (ja) * | 2009-03-24 | 2010-10-07 | Toshiba Corp | Esd保護回路 |
US20110194219A1 (en) * | 2010-02-08 | 2011-08-11 | Stmicroelectronics (Rousset) Sas | Integrated circuit provided with a protection against electrosatatic discharges |
JP2012195432A (ja) * | 2011-03-16 | 2012-10-11 | Toshiba Corp | 半導体集積回路 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3547334A1 (en) | 2018-03-29 | 2019-10-02 | Sumida Corporation | Coil component, electronic equipment, metallic magnetic powder and support apparatus |
US20200395752A1 (en) * | 2019-06-14 | 2020-12-17 | Ememory Technology Inc. | Electrostatic discharge circuit |
US11462903B2 (en) * | 2019-06-14 | 2022-10-04 | Ememory Technology Inc. | Electrostatic discharge (ESD) circuit capable of protecting internal circuit from being affected by ESD zapping |
Also Published As
Publication number | Publication date |
---|---|
CN107946294B (zh) | 2020-10-27 |
US10083975B2 (en) | 2018-09-25 |
TWI611645B (zh) | 2018-01-11 |
TWI637491B (zh) | 2018-10-01 |
TWI643090B (zh) | 2018-12-01 |
US20180102174A1 (en) | 2018-04-12 |
CN107946294A (zh) | 2018-04-20 |
US10283511B2 (en) | 2019-05-07 |
JP6503395B2 (ja) | 2019-04-17 |
CN107946305A (zh) | 2018-04-20 |
CN107945832A (zh) | 2018-04-20 |
US20180102376A1 (en) | 2018-04-12 |
TW201814716A (zh) | 2018-04-16 |
TW201814996A (zh) | 2018-04-16 |
JP2018082429A (ja) | 2018-05-24 |
CN107944301B (zh) | 2020-02-07 |
TWI621124B (zh) | 2018-04-11 |
JP6550664B2 (ja) | 2019-07-31 |
CN107945832B (zh) | 2020-06-02 |
CN107944301A (zh) | 2018-04-20 |
TW201814581A (zh) | 2018-04-16 |
CN107946305B (zh) | 2021-02-26 |
TW201824522A (zh) | 2018-07-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6503395B2 (ja) | 静電放電回路 | |
CN108807365B (zh) | 静电放电电路 | |
JP4515822B2 (ja) | 静電保護回路及びこれを用いた半導体集積回路装置 | |
US9337651B2 (en) | Electrostatic discharge protection circuit | |
US7394631B2 (en) | Electrostatic protection circuit | |
US9634483B2 (en) | Electrostatic discharge (ESD) protection circuit with EOS and latch-up immunity | |
US20030076636A1 (en) | On-chip ESD protection circuit with a substrate-triggered SCR device | |
US11508719B2 (en) | Electrostatic discharge circuit | |
JP2007234718A (ja) | 半導体集積回路装置 | |
US20060091464A1 (en) | Electrostatic protection circuit | |
US7889469B2 (en) | Electrostatic discharge protection circuit for protecting semiconductor device | |
US11411395B2 (en) | Electrostatic discharge protection circuit and operation method | |
CN110391650B (zh) | 静电放电电路 | |
JP2005093497A (ja) | 保護回路を有する半導体装置 | |
EP3520191B1 (en) | Esd protection charge pump active clamp for low-leakage applications | |
EP3309836A1 (en) | Electrostatic discharge circuit | |
US20180241205A1 (en) | Electrostatic protection circuit and integrated circuit | |
US11462903B2 (en) | Electrostatic discharge (ESD) circuit capable of protecting internal circuit from being affected by ESD zapping | |
JP2006503540A (ja) | 静電放電から集積回路を保護する回路構造 | |
US20240022068A1 (en) | Electrostatic discharge circuit | |
JP6012361B2 (ja) | 過電圧保護回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20180717 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20180719 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20181004 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20190319 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20190325 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6503395 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |