JP2010252288A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2010252288A5 JP2010252288A5 JP2009178346A JP2009178346A JP2010252288A5 JP 2010252288 A5 JP2010252288 A5 JP 2010252288A5 JP 2009178346 A JP2009178346 A JP 2009178346A JP 2009178346 A JP2009178346 A JP 2009178346A JP 2010252288 A5 JP2010252288 A5 JP 2010252288A5
- Authority
- JP
- Japan
- Prior art keywords
- signal
- delay
- clock signal
- frequency
- delay time
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Ceased
Links
- 238000000034 method Methods 0.000 claims 6
- 230000004913 activation Effects 0.000 claims 3
- 230000003111 delayed effect Effects 0.000 claims 3
- 238000001514 detection method Methods 0.000 claims 3
- 230000003247 decreasing effect Effects 0.000 claims 1
- 230000000630 rising effect Effects 0.000 claims 1
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR1020090032898A KR101069671B1 (ko) | 2009-04-15 | 2009-04-15 | 신호 주파수 변경 회로 및 그 주파수 변경 방법 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2010252288A JP2010252288A (ja) | 2010-11-04 |
| JP2010252288A5 true JP2010252288A5 (enExample) | 2012-09-13 |
Family
ID=42958942
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2009178346A Ceased JP2010252288A (ja) | 2009-04-15 | 2009-07-30 | 信号周波数変更回路及びその周波数変更方法 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US7876134B2 (enExample) |
| JP (1) | JP2010252288A (enExample) |
| KR (1) | KR101069671B1 (enExample) |
| CN (1) | CN101867357B (enExample) |
Families Citing this family (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101562440B (zh) * | 2009-05-12 | 2010-11-10 | 华为技术有限公司 | 延迟模块和方法、时钟检测装置及数字锁相环 |
| JP2012120045A (ja) * | 2010-12-02 | 2012-06-21 | Olympus Corp | パルス走行位置検出回路、a/d変換回路および固体撮像素子 |
| US8552783B2 (en) * | 2011-06-10 | 2013-10-08 | International Business Machines Corporation | Programmable delay generator and cascaded interpolator |
| CN102854451A (zh) * | 2011-06-29 | 2013-01-02 | 鸿富锦精密工业(深圳)有限公司 | 印刷电路板的信号群延迟分析系统及方法 |
| CN103258571B (zh) * | 2012-02-20 | 2016-02-17 | 北京兆易创新科技股份有限公司 | 一种串行接口快闪存储器及时钟倍频电路 |
| US20140218084A1 (en) * | 2013-02-06 | 2014-08-07 | Nvidia Corporation | Approach to clock frequency modulation of a fixed frequency clock source |
| US9319037B2 (en) * | 2014-02-03 | 2016-04-19 | Advanced Micro Devices, Inc. | Self-adjusting clock doubler and integrated circuit clock distribution system using same |
| US10481187B2 (en) | 2014-12-31 | 2019-11-19 | Texas Instruments Incorporated | Frequency synthesizer output cycle counter including ring encoder |
| US9923570B2 (en) * | 2016-04-12 | 2018-03-20 | Microchip Technology Incorporated | Time-based delay line analog-to-digital converter with variable resolution |
| CN106646282B (zh) * | 2017-01-03 | 2023-05-26 | 中国地质大学(武汉) | 一种基于量化时延法提高fid信号测频精度的方法及电路 |
| CN110502065A (zh) * | 2018-05-17 | 2019-11-26 | 瑞昱半导体股份有限公司 | 时钟管理电路及时钟管理方法 |
| CN108832915B (zh) * | 2018-09-13 | 2024-05-14 | 长江存储科技有限责任公司 | 一种占空比校准电路 |
| CN109856472B (zh) * | 2018-12-13 | 2021-06-29 | 江汉大学 | 基于多路检测信号的小型化鱼池捕检定装置 |
Family Cites Families (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH05199088A (ja) * | 1991-02-25 | 1993-08-06 | Toshiba Corp | 遅延回路 |
| JPH06164339A (ja) * | 1992-11-17 | 1994-06-10 | Nippondenso Co Ltd | デジタル制御遅延装置及びデジタル制御発振装置 |
| JP3498891B2 (ja) * | 1998-03-18 | 2004-02-23 | 株式会社東芝 | クロック同期遅延制御回路 |
| JP2000132266A (ja) | 1998-10-23 | 2000-05-12 | Mitsubishi Electric Corp | 内部クロック信号発生回路、位相比較器、および内部クロック信号発生回路の試験方法 |
| JP2001228216A (ja) | 2000-02-18 | 2001-08-24 | Nec Corp | デバイス動的特性測定用テスト回路 |
| US6362668B1 (en) * | 2000-03-23 | 2002-03-26 | Cypress Semiconductor Corp. | Circuit and method for frequency generator control |
| US6339346B1 (en) | 2000-08-30 | 2002-01-15 | United Memories, Inc. | Low skew signal generation circuit |
| JP2002132375A (ja) * | 2000-10-19 | 2002-05-10 | Yamaha Corp | クロック信号制御回路 |
| JP3605033B2 (ja) * | 2000-11-21 | 2004-12-22 | Necエレクトロニクス株式会社 | 固定長遅延生成回路 |
| KR100500929B1 (ko) * | 2002-11-27 | 2005-07-14 | 주식회사 하이닉스반도체 | 지연 고정 루프 회로 |
| KR100631164B1 (ko) * | 2003-05-31 | 2006-10-02 | 주식회사 하이닉스반도체 | 전력 소모를 줄인 레지스터 제어 지연고정루프 |
| KR100576475B1 (ko) * | 2003-12-26 | 2006-05-10 | 주식회사 하이닉스반도체 | 내부 클럭 더블러 및 이를 포함한 반도체 메모리 장치 |
| KR100682182B1 (ko) | 2004-04-12 | 2007-02-12 | 주식회사 하이닉스반도체 | 내부 클럭 더블러 및 이를 포함한 반도체 메모리 장치 및그의 데이터 출력방법 |
| KR100613059B1 (ko) | 2004-04-20 | 2006-08-16 | 주식회사 하이닉스반도체 | 지연 동기 루프 |
| US7068081B2 (en) * | 2004-05-04 | 2006-06-27 | Hewlett-Packard Development Company, L.P. | Frequency synthesizer with digital phase selection |
| US7145371B2 (en) * | 2004-07-30 | 2006-12-05 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Variable frequency generator |
| JP4642417B2 (ja) * | 2004-09-16 | 2011-03-02 | ルネサスエレクトロニクス株式会社 | 半導体集積回路装置 |
| US7132863B2 (en) | 2005-04-04 | 2006-11-07 | Freescale Semiconductor, Inc. | Digital clock frequency doubler |
| US7667504B2 (en) * | 2007-05-22 | 2010-02-23 | International Business Machines Corporation | Signal delay element, method and integrated circuit device for frequency adjustment of electronic signals |
-
2009
- 2009-04-15 KR KR1020090032898A patent/KR101069671B1/ko active Active
- 2009-06-30 US US12/494,408 patent/US7876134B2/en active Active
- 2009-07-30 JP JP2009178346A patent/JP2010252288A/ja not_active Ceased
- 2009-08-10 CN CN200910159246.2A patent/CN101867357B/zh not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2010252288A5 (enExample) | ||
| JP4774340B2 (ja) | パワーダウンモードの間、周期的にロッキング動作を実行する機能を有するdll及びそのロッキング動作方法 | |
| US7876134B2 (en) | Circuit for changing frequency of a signal and frequency change method thereof | |
| US8812928B2 (en) | Memory device and memory control unit | |
| KR100954117B1 (ko) | 지연 고정 루프 장치 | |
| JP2008157971A5 (enExample) | ||
| JP2008199573A5 (enExample) | ||
| KR101699787B1 (ko) | 지연동기루프 회로, 이를 포함하는 반도체 장치 및 메모리 시스템 | |
| TWI639311B (zh) | 半導體設備 | |
| CN106537783B (zh) | 时钟同步 | |
| JP2011061457A5 (enExample) | ||
| JP2012147426A5 (ja) | デジタル位相周波数検出器 | |
| WO2009126374A3 (en) | Agile high resolution arbitrary waveform generator with jitterless frequency stepping | |
| JP2009278528A (ja) | Dll回路、および半導体装置 | |
| KR101094932B1 (ko) | 지연고정루프회로 | |
| JP4649480B2 (ja) | 試験装置、クロック発生装置、及び電子デバイス | |
| KR101082426B1 (ko) | 클럭 생성 회로 및 클럭 생성 회로를 포함하는 테스트 시스템 | |
| JP6687392B2 (ja) | シリアライザ装置 | |
| KR20100076778A (ko) | 반도체 장치 | |
| JP2010096625A (ja) | 半導体集積回路及び半導体集積回路の試験方法 | |
| KR20100062547A (ko) | 지연고정루프회로 | |
| KR20130059911A (ko) | 파이프 래치 제어회로 및 이를 활용한 반도체 집적회로 | |
| US7069461B1 (en) | Closed-loop, supply-adjusted RAM memory circuit | |
| TWI499214B (zh) | 延遲鎖相迴路及延遲鎖相迴路產生應用時脈的方法 | |
| US8542552B2 (en) | DLL circuit, frequency-multiplication circuit, and semiconductor memory device |