KR101069671B1 - 신호 주파수 변경 회로 및 그 주파수 변경 방법 - Google Patents

신호 주파수 변경 회로 및 그 주파수 변경 방법 Download PDF

Info

Publication number
KR101069671B1
KR101069671B1 KR1020090032898A KR20090032898A KR101069671B1 KR 101069671 B1 KR101069671 B1 KR 101069671B1 KR 1020090032898 A KR1020090032898 A KR 1020090032898A KR 20090032898 A KR20090032898 A KR 20090032898A KR 101069671 B1 KR101069671 B1 KR 101069671B1
Authority
KR
South Korea
Prior art keywords
signal
delay
clock signal
output
frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
KR1020090032898A
Other languages
English (en)
Korean (ko)
Other versions
KR20100114389A (ko
Inventor
정춘석
Original Assignee
주식회사 하이닉스반도체
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 하이닉스반도체 filed Critical 주식회사 하이닉스반도체
Priority to KR1020090032898A priority Critical patent/KR101069671B1/ko
Priority to US12/494,408 priority patent/US7876134B2/en
Priority to JP2009178346A priority patent/JP2010252288A/ja
Priority to CN200910159246.2A priority patent/CN101867357B/zh
Publication of KR20100114389A publication Critical patent/KR20100114389A/ko
Application granted granted Critical
Publication of KR101069671B1 publication Critical patent/KR101069671B1/ko
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/316—Testing of analog circuits
    • G01R31/3163—Functional testing
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequences
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/68—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using pulse rate multipliers or dividers pulse rate multipliers or dividers per se
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/00006—Changing the frequency
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013—Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00019—Variable delay
    • H03K2005/00058—Variable delay controlled by a digital setting

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Mathematical Physics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computing Systems (AREA)
  • Computational Mathematics (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Pulse Circuits (AREA)
  • Manipulation Of Pulses (AREA)
KR1020090032898A 2009-04-15 2009-04-15 신호 주파수 변경 회로 및 그 주파수 변경 방법 Active KR101069671B1 (ko)

Priority Applications (4)

Application Number Priority Date Filing Date Title
KR1020090032898A KR101069671B1 (ko) 2009-04-15 2009-04-15 신호 주파수 변경 회로 및 그 주파수 변경 방법
US12/494,408 US7876134B2 (en) 2009-04-15 2009-06-30 Circuit for changing frequency of a signal and frequency change method thereof
JP2009178346A JP2010252288A (ja) 2009-04-15 2009-07-30 信号周波数変更回路及びその周波数変更方法
CN200910159246.2A CN101867357B (zh) 2009-04-15 2009-08-10 信号频率改变电路及其频率改变方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1020090032898A KR101069671B1 (ko) 2009-04-15 2009-04-15 신호 주파수 변경 회로 및 그 주파수 변경 방법

Publications (2)

Publication Number Publication Date
KR20100114389A KR20100114389A (ko) 2010-10-25
KR101069671B1 true KR101069671B1 (ko) 2011-10-04

Family

ID=42958942

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020090032898A Active KR101069671B1 (ko) 2009-04-15 2009-04-15 신호 주파수 변경 회로 및 그 주파수 변경 방법

Country Status (4)

Country Link
US (1) US7876134B2 (enExample)
JP (1) JP2010252288A (enExample)
KR (1) KR101069671B1 (enExample)
CN (1) CN101867357B (enExample)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101562440B (zh) * 2009-05-12 2010-11-10 华为技术有限公司 延迟模块和方法、时钟检测装置及数字锁相环
JP2012120045A (ja) * 2010-12-02 2012-06-21 Olympus Corp パルス走行位置検出回路、ａ／ｄ変換回路および固体撮像素子
US8552783B2 (en) * 2011-06-10 2013-10-08 International Business Machines Corporation Programmable delay generator and cascaded interpolator
CN102854451A (zh) * 2011-06-29 2013-01-02 鸿富锦精密工业（深圳）有限公司 印刷电路板的信号群延迟分析系统及方法
CN103258571B (zh) * 2012-02-20 2016-02-17 北京兆易创新科技股份有限公司 一种串行接口快闪存储器及时钟倍频电路
US20140218084A1 (en) * 2013-02-06 2014-08-07 Nvidia Corporation Approach to clock frequency modulation of a fixed frequency clock source
US9319037B2 (en) * 2014-02-03 2016-04-19 Advanced Micro Devices, Inc. Self-adjusting clock doubler and integrated circuit clock distribution system using same
US10481187B2 (en) 2014-12-31 2019-11-19 Texas Instruments Incorporated Frequency synthesizer output cycle counter including ring encoder
US9923570B2 (en) * 2016-04-12 2018-03-20 Microchip Technology Incorporated Time-based delay line analog-to-digital converter with variable resolution
CN106646282B (zh) * 2017-01-03 2023-05-26 中国地质大学（武汉） 一种基于量化时延法提高fid信号测频精度的方法及电路
CN110502065A (zh) * 2018-05-17 2019-11-26 瑞昱半导体股份有限公司 时钟管理电路及时钟管理方法
CN108832915B (zh) * 2018-09-13 2024-05-14 长江存储科技有限责任公司 一种占空比校准电路
CN109856472B (zh) * 2018-12-13 2021-06-29 江汉大学 基于多路检测信号的小型化鱼池捕检定装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000132266A (ja) 1998-10-23 2000-05-12 Mitsubishi Electric Corp 内部クロック信号発生回路、位相比較器、および内部クロック信号発生回路の試験方法
JP2001228216A (ja) 2000-02-18 2001-08-24 Nec Corp デバイス動的特性測定用テスト回路

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05199088A (ja) * 1991-02-25 1993-08-06 Toshiba Corp 遅延回路
JPH06164339A (ja) * 1992-11-17 1994-06-10 Nippondenso Co Ltd デジタル制御遅延装置及びデジタル制御発振装置
JP3498891B2 (ja) * 1998-03-18 2004-02-23 株式会社東芝 クロック同期遅延制御回路
US6362668B1 (en) * 2000-03-23 2002-03-26 Cypress Semiconductor Corp. Circuit and method for frequency generator control
US6339346B1 (en) 2000-08-30 2002-01-15 United Memories, Inc. Low skew signal generation circuit
JP2002132375A (ja) * 2000-10-19 2002-05-10 Yamaha Corp クロック信号制御回路
JP3605033B2 (ja) * 2000-11-21 2004-12-22 Ｎｅｃエレクトロニクス株式会社 固定長遅延生成回路
KR100500929B1 (ko) * 2002-11-27 2005-07-14 주식회사 하이닉스반도체 지연 고정 루프 회로
KR100631164B1 (ko) * 2003-05-31 2006-10-02 주식회사 하이닉스반도체 전력 소모를 줄인 레지스터 제어 지연고정루프
KR100576475B1 (ko) * 2003-12-26 2006-05-10 주식회사 하이닉스반도체 내부 클럭 더블러 및 이를 포함한 반도체 메모리 장치
KR100682182B1 (ko) 2004-04-12 2007-02-12 주식회사 하이닉스반도체 내부 클럭 더블러 및 이를 포함한 반도체 메모리 장치 및그의 데이터 출력방법
KR100613059B1 (ko) 2004-04-20 2006-08-16 주식회사 하이닉스반도체 지연 동기 루프
US7068081B2 (en) * 2004-05-04 2006-06-27 Hewlett-Packard Development Company, L.P. Frequency synthesizer with digital phase selection
US7145371B2 (en) * 2004-07-30 2006-12-05 Avago Technologies General Ip (Singapore) Pte. Ltd. Variable frequency generator
JP4642417B2 (ja) * 2004-09-16 2011-03-02 ルネサスエレクトロニクス株式会社 半導体集積回路装置
US7132863B2 (en) 2005-04-04 2006-11-07 Freescale Semiconductor, Inc. Digital clock frequency doubler
US7667504B2 (en) * 2007-05-22 2010-02-23 International Business Machines Corporation Signal delay element, method and integrated circuit device for frequency adjustment of electronic signals

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000132266A (ja) 1998-10-23 2000-05-12 Mitsubishi Electric Corp 内部クロック信号発生回路、位相比較器、および内部クロック信号発生回路の試験方法
JP2001228216A (ja) 2000-02-18 2001-08-24 Nec Corp デバイス動的特性測定用テスト回路

Also Published As

Publication number Publication date
JP2010252288A (ja) 2010-11-04
KR20100114389A (ko) 2010-10-25
CN101867357A (zh) 2010-10-20
US20100264960A1 (en) 2010-10-21
US7876134B2 (en) 2011-01-25
CN101867357B (zh) 2014-07-23

Similar Documents

Publication Publication Date Title
KR101069671B1 (ko) 신호 주파수 변경 회로 및 그 주파수 변경 방법
US8856410B2 (en) Semiconductor memory apparatus
US6750692B2 (en) Circuit and method for generating internal clock signal
US8917128B1 (en) Phase determination circuit and delay locked loop circuit using the same
US10110240B1 (en) DLL circuit having variable clock divider
CN101222227A (zh) 延时锁定环电路以及从其产生倍频时钟的方法
US10557888B2 (en) Test apparatus
US6373307B1 (en) Semiconductor integrated circuit
CN112017707A (zh) 时钟发生电路及包括其的存储器件
JP4397933B2 (ja) 位相同期回路
US8878616B2 (en) Inverting difference oscillator
US8395946B2 (en) Data access apparatus and associated method for accessing data using internally generated clocks
US7760002B2 (en) Clock generating circuit and clock generating method thereof
US20090326843A1 (en) Apparatus and method for detecting temperature/voltage variation of semiconductor integrated circuit
US8125249B2 (en) Frequency measuring circuit and semiconductor device having the same
US8013593B2 (en) Voltage measuring apparatus for semiconductor integrated circuit and voltage measuring system having the same
CN110198162B (zh) 包括时钟发生电路的半导体器件
JP2014033414A (ja) 半導体装置
KR100541543B1 (ko) 반도체 메모리 장치의 내부 클럭신호보다 느린 클럭신호를공급하는 테스터를 사용하여 테스트할 수 있는 반도체메모리 장치
CN111030679B (zh) 延迟锁相回路电路及其单位粗延迟选择方法
US7977995B2 (en) Configurable pulse generator
US7911251B2 (en) Clock signal generating circuit and semiconductor memory apparatus including the same
JP4388491B2 (ja) オンチップテスト回路及び半導体集積回路装置
KR20090045583A (ko) 지연 고정 루프와 그의 구동 방법

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

D13-X000 Search requested

St.27 status event code: A-1-2-D10-D13-srh-X000

D14-X000 Search report completed

St.27 status event code: A-1-2-D10-D14-srh-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

FPAY Annual fee payment

Payment date: 20140822

Year of fee payment: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

FPAY Annual fee payment

Payment date: 20150824

Year of fee payment: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

FPAY Annual fee payment

Payment date: 20160822

Year of fee payment: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

FPAY Annual fee payment

Payment date: 20170824

Year of fee payment: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

FPAY Annual fee payment

Payment date: 20180822

Year of fee payment: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

FPAY Annual fee payment

Payment date: 20190826

Year of fee payment: 9

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 11

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 12

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 13

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 14

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 15