JP2005150686A - 半導体装置およびその製造方法 - Google Patents
半導体装置およびその製造方法 Download PDFInfo
- Publication number
- JP2005150686A JP2005150686A JP2004212230A JP2004212230A JP2005150686A JP 2005150686 A JP2005150686 A JP 2005150686A JP 2004212230 A JP2004212230 A JP 2004212230A JP 2004212230 A JP2004212230 A JP 2004212230A JP 2005150686 A JP2005150686 A JP 2005150686A
- Authority
- JP
- Japan
- Prior art keywords
- film
- semiconductor device
- marker
- substrate
- single crystal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 174
- 238000004519 manufacturing process Methods 0.000 title claims description 88
- 239000010408 film Substances 0.000 claims abstract description 398
- 239000000758 substrate Substances 0.000 claims abstract description 282
- 229910021421 monocrystalline silicon Inorganic materials 0.000 claims abstract description 252
- 239000010409 thin film Substances 0.000 claims abstract description 151
- 238000012546 transfer Methods 0.000 claims abstract description 114
- 239000003550 marker Substances 0.000 claims abstract description 113
- 238000002955 isolation Methods 0.000 claims abstract description 47
- 238000000034 method Methods 0.000 claims description 127
- 229910004298 SiO 2 Inorganic materials 0.000 claims description 109
- 239000010410 layer Substances 0.000 claims description 90
- 229910052751 metal Inorganic materials 0.000 claims description 69
- 239000002184 metal Substances 0.000 claims description 69
- 230000008569 process Effects 0.000 claims description 51
- 239000011229 interlayer Substances 0.000 claims description 39
- 239000007789 gas Substances 0.000 claims description 32
- 239000000463 material Substances 0.000 claims description 23
- 239000001257 hydrogen Substances 0.000 claims description 22
- 229910052739 hydrogen Inorganic materials 0.000 claims description 22
- GPRLSGONYQIRFK-UHFFFAOYSA-N hydron Chemical compound [H+] GPRLSGONYQIRFK-UHFFFAOYSA-N 0.000 claims description 21
- 238000010438 heat treatment Methods 0.000 claims description 20
- -1 hydrogen ions Chemical class 0.000 claims description 19
- 238000005468 ion implantation Methods 0.000 claims description 11
- 238000009413 insulation Methods 0.000 claims description 9
- 238000007254 oxidation reaction Methods 0.000 abstract description 17
- 239000012535 impurity Substances 0.000 description 47
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 45
- 230000015572 biosynthetic process Effects 0.000 description 35
- 229910021417 amorphous silicon Inorganic materials 0.000 description 25
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 19
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 18
- 150000002500 ions Chemical class 0.000 description 16
- 230000003647 oxidation Effects 0.000 description 16
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 15
- 238000005530 etching Methods 0.000 description 15
- 229910052710 silicon Inorganic materials 0.000 description 15
- 239000010703 silicon Substances 0.000 description 15
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 10
- 229920005591 polysilicon Polymers 0.000 description 10
- MYMOFIZGZYHOMD-UHFFFAOYSA-N Dioxygen Chemical compound O=O MYMOFIZGZYHOMD-UHFFFAOYSA-N 0.000 description 9
- 239000013078 crystal Substances 0.000 description 9
- 229910001882 dioxygen Inorganic materials 0.000 description 9
- 238000002513 implantation Methods 0.000 description 9
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 8
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 8
- 238000001514 detection method Methods 0.000 description 8
- 238000009792 diffusion process Methods 0.000 description 8
- 239000011159 matrix material Substances 0.000 description 8
- 238000012545 processing Methods 0.000 description 8
- 235000012239 silicon dioxide Nutrition 0.000 description 8
- 239000000377 silicon dioxide Substances 0.000 description 8
- 239000005407 aluminoborosilicate glass Substances 0.000 description 7
- 230000007547 defect Effects 0.000 description 7
- 238000000151 deposition Methods 0.000 description 7
- 239000011521 glass Substances 0.000 description 7
- 239000004973 liquid crystal related substance Substances 0.000 description 7
- 150000004767 nitrides Chemical class 0.000 description 7
- 238000000059 patterning Methods 0.000 description 7
- 230000008021 deposition Effects 0.000 description 6
- 230000000694 effects Effects 0.000 description 6
- 239000007788 liquid Substances 0.000 description 6
- 229920002120 photoresistant polymer Polymers 0.000 description 6
- 238000011084 recovery Methods 0.000 description 6
- 238000002230 thermal chemical vapour deposition Methods 0.000 description 6
- 238000000137 annealing Methods 0.000 description 5
- 238000000206 photolithography Methods 0.000 description 5
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 4
- 239000003990 capacitor Substances 0.000 description 4
- 238000005229 chemical vapour deposition Methods 0.000 description 4
- 238000001312 dry etching Methods 0.000 description 4
- 238000010292 electrical insulation Methods 0.000 description 4
- 239000007769 metal material Substances 0.000 description 4
- 239000001301 oxygen Substances 0.000 description 4
- 229910052760 oxygen Inorganic materials 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- 239000000126 substance Substances 0.000 description 4
- 239000000370 acceptor Substances 0.000 description 3
- 239000000853 adhesive Substances 0.000 description 3
- 230000001070 adhesive effect Effects 0.000 description 3
- 239000011248 coating agent Substances 0.000 description 3
- 238000000576 coating method Methods 0.000 description 3
- 238000006356 dehydrogenation reaction Methods 0.000 description 3
- 238000011161 development Methods 0.000 description 3
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 3
- 239000012528 membrane Substances 0.000 description 3
- 230000002093 peripheral effect Effects 0.000 description 3
- 238000005498 polishing Methods 0.000 description 3
- 230000001698 pyrogenic effect Effects 0.000 description 3
- 238000002407 reforming Methods 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 3
- VHUUQVKOLVNVRT-UHFFFAOYSA-N Ammonium hydroxide Chemical compound [NH4+].[OH-] VHUUQVKOLVNVRT-UHFFFAOYSA-N 0.000 description 2
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- 229910004205 SiNX Inorganic materials 0.000 description 2
- 235000011114 ammonium hydroxide Nutrition 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 2
- 230000003749 cleanliness Effects 0.000 description 2
- 238000005520 cutting process Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 229910001873 dinitrogen Inorganic materials 0.000 description 2
- 239000007888 film coating Substances 0.000 description 2
- 238000009501 film coating Methods 0.000 description 2
- 239000011261 inert gas Substances 0.000 description 2
- 239000012212 insulator Substances 0.000 description 2
- RLOWWWKZYUNIDI-UHFFFAOYSA-N phosphinic chloride Chemical compound ClP=O RLOWWWKZYUNIDI-UHFFFAOYSA-N 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 238000002834 transmittance Methods 0.000 description 2
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 description 1
- 238000005411 Van der Waals force Methods 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 239000007767 bonding agent Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 229910021419 crystalline silicon Inorganic materials 0.000 description 1
- 238000001035 drying Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000007306 functionalization reaction Methods 0.000 description 1
- QOSATHPSBFQAML-UHFFFAOYSA-N hydrogen peroxide;hydrate Chemical compound O.OO QOSATHPSBFQAML-UHFFFAOYSA-N 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 150000004706 metal oxides Chemical class 0.000 description 1
- 238000002156 mixing Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 238000005192 partition Methods 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 238000004544 sputter deposition Methods 0.000 description 1
- TXEYQDLBPFQVAA-UHFFFAOYSA-N tetrafluoromethane Chemical compound FC(F)(F)F TXEYQDLBPFQVAA-UHFFFAOYSA-N 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1203—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body the substrate comprising an insulating body on a semiconductor body, e.g. SOI
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/12—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
- H01L27/1214—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
- H01L27/1259—Multistep manufacturing methods
- H01L27/1262—Multistep manufacturing methods with a particular formation, treatment or coating of the substrate
- H01L27/1266—Multistep manufacturing methods with a particular formation, treatment or coating of the substrate the substrate on which the devices are formed not being the final device substrate, e.g. using a temporary substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/786—Thin film transistors, i.e. transistors with a channel being at least partly a thin film
- H01L29/78651—Silicon transistors
- H01L29/78654—Monocrystalline silicon transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68359—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used as a support during manufacture of interconnect decals or build up layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68363—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used in a transfer process involving transfer directly from an origin substrate to a target substrate without use of an intermediate handle substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/24226—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the item being planar
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83894—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01051—Antimony [Sb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01057—Lanthanum [La]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01088—Radium [Ra]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0494—4th Group
- H01L2924/04941—TiN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1204—Optical Diode
- H01L2924/12042—LASER
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
Abstract
【解決手段】 単結晶Siウエハ100上の素子分離領域をロコス酸化し、フィールド酸化膜(SiO2膜)104を形成する。さらに、フィールド酸化膜104上にマーカー107を形成する。
【選択図】 図2
Description
この場合、上記マーカーと上記転写トランジスタとの電気的絶縁を確実に行うことができる。したがって、上記マーカーが、上記転写トランジスタの性能に影響を及ぼすことを、確実に防止することができる。
この場合、上記マーカーの形成条件が上記ゲート電極と同様であるため、上記マーカーに基づいて位置検知を行うことにより、上記ゲート電極の位置を、上記ゲート電極自体の位置を検知する場合とほぼ同様の精度で、認識することができる。また、当該半導体装置の製造工程において、上記マーカーの形成工程と上記ゲート電極の形成工程とを、同一の工程で行うことがでるので、上記マーカーの形成工程を別途設ける必要がなく、製造工程を簡略化できる。
この場合、上記マーカーと上記転写トランジスタとの電気的絶縁を確実に行うことができる。したがって、上記マーカーが、上記転写トランジスタの性能に影響を及ぼすことを、確実に防止することができる。
本発明の実施の一形態について図1および図2に基づいて説明すれば、以下の通りである。
単結晶Si基板10aは、6インチ若しくは8インチの単結晶Siウエハ100(比抵抗率:10Ωcm程度、厚さ0.6mm〜0.7mm程度)上に、1000℃程度のプロセスである通常の集積回路製造工程によって、以下のように作成される。
次に、熱酸化炉(拡散炉)において、単結晶Si薄膜トランジスタ16aが形成される箇所(素子形成領域)を熱酸化して、ゲート絶縁膜(SiO2膜)105を形成する。酸化温度は1,050℃程度とし、酸化方法は、HCl酸化または、パイロジェニック酸化を用いる。これにより、単結晶Si薄膜トランジスタ16aのゲート長に応じて厚さ5〜30nm程度の絶縁膜105を形成する。
さらに、SiO2膜をLPCVD(Low Pressure Chemical Vapor Deposition;減圧CVD)等により堆積し、RIE(Reactive Ion Etching;反応性イオンエッチング)によりエッチバックすることで、ゲートエッジ(ゲート電極106の側端部)およびアライメントマーク107の側端部にサイドウォール108を形成する。次に、nMOSのソース・ドレイン領域形成のためにn+(ASイオン)を、pMOSのソース・ドレイン領域形成のためにp+(BF2イオン)を、それぞれ注入する。さらに、短ゲート長の場合には、必要に応じて斜め方向から逆導電型不純物を注入(HALO注入)する。これにより、不純物注入部(ソース)109Sおよび不純物注入部(ドレイン)109Dを形成する。
次に、半導体装置20の製造方法について、図2(a)〜図2(h)を参照して説明する。
すなわち、SiO2膜4は、300℃程度の温度、100Pa〜200Pa程度の減圧下で、TEOS(Tetra Ethyl Ortho-Silicate)ガスと、酸素ガスを流し、プラズマ放電のもとで成膜する。また、非晶質シリコン膜5は、250℃程度の温度で、モノシランガスと水素ガスを流し、やはりプラズマ放電のもとで成膜する。
そして、単結晶Siデバイス領域のアライメントマーク107を、SiO2膜8,6,104越しに検知して位置合わせ(アライメント)し、レジストパターン(図示せず)を形成し、SiO2膜8,6,104にコンタクトホール11及びアライメントマーク(マーカー)12を形成する。この様にして、金属配線が形成される層の位置合わせを行い、パターン化する。
本発明の他の実施の形態について図3および図4を用いて説明する。
単結晶Si基板10bは、6インチ若しくは8インチの単結晶Siウエハ100b(比抵抗率:10Ωcm程度、厚さ0.6mm〜0.7mm程度)上に、以下のように作成される。
次に、両トレンチの上部にレジストパターン(レジスト)220を形成する。そして、SiO2膜202を、レジストパターン220の下側に位置する部分を残して、除去する。この際、両トレンチ部に残るSiO2膜202は、両トレンチの側壁から両トレンチの深さ乃至その2倍程度のスペースを有する島状パターンとなるように加工する。したがって、レジストパターン220は、このような島状パターンを形成するのに適したサイズに形成しておく。なお、図3(a)に示すように、各トレンチの側壁付近に、SiO2膜202が一部残っていてもかまわない。
さらに、SiO2膜をLPCVD等により堆積し、RIE(反応性イオンエッチング)によりエッチバックすることで、ゲートエッジ(ゲート電極206の側端部)およびアライメントマーク207の側端部にサイドウォール208を形成する。次に、nMOSのソース・ドレイン領域形成のためにn+(ASイオン)を、pMOSのソース・ドレイン領域形成のためにP+(BF2イオン)を、それぞれ注入する。さらに、短ゲート長の場合には、必要に応じて斜め方向から逆導電型不純物を注入(HALO注入)する。これにより、不純物注入部(ソース)209Sおよび不純物注入部(ドレイン)209Dを形成する。
次に、半導体装置20bの製造方法について、図4(a)〜図4(h)を参照して説明する。
すなわち、SiO2膜4は、300℃程度の温度、100Pa〜200Pa程度の減圧下で、TEOS(Tetra Ethyl Ortho-Silicate)ガスと、酸素ガスを流し、プラズマ放電のもとで成膜する。また、非晶質シリコン膜5は、250℃程度の温度で、モノシランガスと水素ガスを流し、やはりプラズマ放電のもとで成膜する。
そして、単結晶Siデバイス領域のアライメントマーク207を、SiO2膜8,6,205越しに検知して位置合わせ(アライメント)し、レジストパターン(図示せず)を形成し、SiO2膜8,6,205にコンタクトホール11及びアライメントマーク(マーカー)12を形成する。この様にして、金属配線が形成される層の位置合わせを行い、パターン化する。
本発明のさらに他の実施の形態について図5および図6を用いて説明する。図5(a)〜図5(k)は、本実施の形態において、絶縁基板2上に転写される単結晶Si基板10cの製造工程を示す断面図である。図6(a)〜図6(h)は、本実施の形態にかかる半導体装置の製造工程を示す断面図である。
次に、半導体装置20cの製造方法について、図6(a)〜図6(h)を参照して説明する。
本発明のさらに他の実施の形態について図7を用いて説明する。図7(a)〜図7(h)は、本実施の形態にかかる半導体装置20dの製造工程を示す断面図である。
2 絶縁基板
3 絶縁膜(SiO2膜、光透過性絶縁膜)
4 層間絶縁膜(SiO2膜、光透過性絶縁膜)
5 非晶質Si
5’ 多結晶Si薄膜(多結晶質Si薄膜、非単結晶Si薄膜)
6 ゲート絶縁膜(SiO2膜、光透過性絶縁膜)
7 ゲート電極
8 層間絶縁膜(SiO2膜、光透過性絶縁膜)
10a、10b、10c 単結晶Si基板(転写基板)
11 コンタクトホール
12 アライメントマーク(第2のマーカー)
13 金属配線
14a、14b、14c 単結晶Si薄膜(活性層)
16a、16b、16c 単結晶Si薄膜トランジスタ(転写トランジスタ)
20、20b、20c、20d 半導体装置
100、100b、100c 単結晶Siウエハ
104 フィールド酸化膜(SiO2膜、光透過性絶縁膜)
105、205 ゲート絶縁膜(SiO2膜、光透過性絶縁膜)
106、206 ゲート電極
107、207 アライメントマーク(マーカー)
109S、109D、209D、209D 不純物注入部
110、210 層間絶縁膜(平坦化層、SiO2膜、光透過性絶縁膜)
111、211 水素イオン注入部
112 コンタクトホール
113 金属配線
114 アライメントマーク(マーカー)
115 平坦化膜
116 貼り合せマーク(第3のマーカー)
201a、201b トレンチ
202 絶縁膜(SiO2膜、光透過性絶縁膜)
Claims (21)
- 絶縁基板上に、該絶縁基板に少なくとも活性層とゲート絶縁膜とゲート電極とを含む層が転写されてなる転写トランジスタと、該絶縁基板上で形成される成膜トランジスタとが混在する半導体装置であって、上記ゲート電極が上記活性層よりも上記絶縁基板側に形成される半導体装置において、
上記転写された層に、光によって位置を検知されるマーカーが形成されており、
上記転写された層のうち、上記マーカーに対して上記絶縁基板と反対側に形成された層が、光透過性絶縁膜であることを特徴とする半導体装置。 - 上記マーカーが、上記転写された層における上記転写トランジスタの素子分離領域に形成されていることを特徴とする請求項1に記載の半導体装置。
- 上記転写トランジスタの素子分離領域が、局所的に形成された光透過性絶縁膜からなり、
上記マーカーが、当該光透過性絶縁膜上に形成されていることを特徴とする請求項2に記載の半導体装置。 - 上記転写トランジスタの素子分離領域が、浅いトレンチと、当該トレンチに埋め込まれた光透過性絶縁膜とからなり、
上記マーカーが、当該光透過性絶縁膜上に形成されていることを特徴とする請求項2に記載の半導体装置。 - 上記光透過性絶縁膜が、SiO2膜もしくはSiO2膜を主成分とする膜であることを特徴とする請求項1〜4のいずれか1項に記載の半導体装置。
- 上記マーカーが、上記転写トランジスタのゲート電極と同じ層に、当該ゲート電極と同じ材質で形成されていることを特徴とする請求項1〜5のいずれか1項に記載の半導体装置。
- 上記転写された層に金属配線が形成されており、
上記マーカーが、上記金属配線と同じ層に、当該金属配線と同じ材質で形成されていることを特徴とする請求項1〜5のいずれか1項に記載の半導体装置。 - 上記転写トランジスタが、単結晶Si薄膜トランジスタであることを特徴とする請求項1〜7のいずれか1項に記載の半導体装置。
- 絶縁基板上に、該絶縁基板に少なくとも活性層とゲート絶縁膜とゲート電極とを含む転写基板が転写されてなる転写トランジスタと、該絶縁基板上で形成される成膜トランジスタとが混在する半導体装置の製造方法において、
上記転写基板を上記絶縁基板に貼り合わせる貼合工程と、
上記貼合工程の後に、上記転写基板の一部を除去する除去工程と、
上記貼合工程より前に、光によって検知可能なマーカーを、上記転写基板の、上記除去工程後に当該転写基板の上記絶縁基板とは反対の側から光によって検知可能な位置に形成する工程とを含み、
上記貼合工程後の当該半導体装置の形成工程を、上記マーカーに基づいて位置合わせすることによって行うことを特徴とする半導体装置の製造方法。 - 上記マーカーを、上記転写トランジスタの素子分離領域に形成することを特徴とする請求項9に記載の半導体装置の製造方法。
- 上記転写トランジスタの素子分離領域に、光透過性絶縁膜を局所的に形成する工程と、
上記マーカーを、当該光透過性絶縁膜上に形成する工程とを含むことを特徴とする請求項10に記載の半導体装置の製造方法。 - 上記転写トランジスタの素子分離領域に浅いトレンチを形成する工程と、
当該トレンチに光透過性絶縁膜を埋め込む工程と、
上記マーカーを、当該光透過性絶縁膜上に形成する工程とを含むことを特徴とする請求項10に記載の半導体装置の製造方法。 - 上記除去工程によって上記活性層を上記絶縁基板上に残った転写基板の表面に露出させた後、上記活性層の表面に少なくとも1層の、光透過性絶縁膜からなる層間絶縁膜を形成する工程を含み、
上記貼合工程後の当該半導体装置の形成工程を、上記マーカーに基づいて位置合わせすることによって行うことを特徴とする請求項9〜12のいずれか1項に記載の半導体装置の製造方法。 - 上記層間絶縁膜に、上記マーカーに基づいて位置合わせすることにより、第2のマーカーを形成する工程を含み、
上記第2のマーカーを形成後の当該半導体装置の形成工程を、上記第2のマーカーに基づいて位置合わせすることにより行うことを特徴とする請求項13に記載の半導体装置の製造方法。 - 上記貼合工程において、上記マーカーに基づいて位置合わせすることを特徴とする請求項9〜14のいずれか1項に記載の半導体装置の製造方法。
- 上記絶縁基板上に第3のマーカーを形成する工程を含み、
上記貼合工程において、上記マーカーと上記第3のマーカーとに基づいて位置合わせすることを特徴とする請求項15に記載の半導体装置の製造方法。 - 上記光透過性絶縁が、SiO2膜もしくはSiO2膜を主成分とする膜であることを特徴とする請求項9〜16のいずれか1項に記載の半導体装置の製造方法。
- 上記マーカーを、上記ゲート電極と同一の材料で、同一の層に形成することを特徴とする請求項9〜17のいずれか1項に記載の半導体装置の製造方法。
- 上記貼合工程前に、上記転写基板に、金属配線と上記マーカーとを、同一の層に同一の材料で形成する工程を含むことを特徴とする請求項9〜17のいずれか1項に記載の半導体装置の製造方法。
- 上記貼合工程前に、上記転写基板に、水素イオンまたは水素イオンと希ガスとを注入することによって水素イオン注入部を形成する工程を含み、
上記除去工程を、熱処理を行うことによって、上記転写基板の一部を上記水素イオン注入部から剥離させることによって行うことを特徴とする請求項9〜19のいずれか1項に記載の半導体装置の製造方法。 - 上記転写トランジスタが、単結晶Si薄膜トランジスタであることを特徴とする請求項9〜20のいずれか1項に記載の半導体装置の製造方法。
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004212230A JP2005150686A (ja) | 2003-10-22 | 2004-07-20 | 半導体装置およびその製造方法 |
US10/963,817 US7205204B2 (en) | 2003-10-22 | 2004-10-14 | Semiconductor device and fabrication method for the same |
EP04256543A EP1526567A3 (en) | 2003-10-22 | 2004-10-22 | Bonded semiconductor device having alignment mark and fabrication method for the same |
KR1020040084829A KR100684189B1 (ko) | 2003-10-22 | 2004-10-22 | 반도체장치 및 그 제조방법 |
US11/646,274 US7436027B2 (en) | 2003-10-22 | 2006-12-28 | Semiconductor device and fabrication method for the same |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003361734 | 2003-10-22 | ||
JP2004212230A JP2005150686A (ja) | 2003-10-22 | 2004-07-20 | 半導体装置およびその製造方法 |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2005150686A true JP2005150686A (ja) | 2005-06-09 |
Family
ID=34395670
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004212230A Pending JP2005150686A (ja) | 2003-10-22 | 2004-07-20 | 半導体装置およびその製造方法 |
Country Status (4)
Country | Link |
---|---|
US (2) | US7205204B2 (ja) |
EP (1) | EP1526567A3 (ja) |
JP (1) | JP2005150686A (ja) |
KR (1) | KR100684189B1 (ja) |
Cited By (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2006344666A (ja) * | 2005-06-07 | 2006-12-21 | Sharp Corp | 半導体装置及びその製造方法並びに表示装置 |
EP1580813A3 (en) * | 2004-03-26 | 2007-03-21 | Sharp Kabushiki Kaisha | Semiconductor substrate, semiconductor device, and manufacturing methods for them |
WO2007102248A1 (ja) * | 2006-03-08 | 2007-09-13 | Sharp Kabushiki Kaisha | 半導体装置及びその製造方法 |
JP2009501440A (ja) * | 2005-07-13 | 2009-01-15 | エス.オー.アイ.テック、シリコン、オン、インシュレター、テクノロジーズ | 厚い絶縁層の粗さを減少させるための方法 |
WO2011036915A1 (ja) * | 2009-09-25 | 2011-03-31 | シャープ株式会社 | 半導体デバイスの製造方法および半導体デバイス |
JP2013070039A (ja) * | 2011-09-07 | 2013-04-18 | Semiconductor Energy Lab Co Ltd | 半導体装置及び半導体装置の作製方法 |
JP2015109343A (ja) * | 2013-12-04 | 2015-06-11 | キヤノン株式会社 | 半導体装置の製造方法 |
KR20170048353A (ko) * | 2014-08-26 | 2017-05-08 | 가부시키가이샤 니콘 | 디바이스 제조 방법 및 전사 기판 |
JP2018018941A (ja) * | 2016-07-27 | 2018-02-01 | ラピスセミコンダクタ株式会社 | 半導体装置および半導体装置の製造方法 |
Families Citing this family (211)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005150686A (ja) * | 2003-10-22 | 2005-06-09 | Sharp Corp | 半導体装置およびその製造方法 |
JP4540359B2 (ja) * | 2004-02-10 | 2010-09-08 | シャープ株式会社 | 半導体装置およびその製造方法 |
JP4175650B2 (ja) * | 2004-08-26 | 2008-11-05 | シャープ株式会社 | 半導体装置の製造方法 |
WO2006075444A1 (ja) * | 2005-01-12 | 2006-07-20 | Sharp Kabushiki Kaisha | 半導体装置の製造方法、及び半導体装置 |
US7897443B2 (en) * | 2005-04-26 | 2011-03-01 | Sharp Kabushiki Kaisha | Production method of semiconductor device and semiconductor device |
US7674687B2 (en) * | 2005-07-27 | 2010-03-09 | Silicon Genesis Corporation | Method and structure for fabricating multiple tiled regions onto a plate using a controlled cleaving process |
US7354809B2 (en) * | 2006-02-13 | 2008-04-08 | Wisconsin Alumi Research Foundation | Method for double-sided processing of thin film transistors |
US7863157B2 (en) * | 2006-03-17 | 2011-01-04 | Silicon Genesis Corporation | Method and structure for fabricating solar cells using a layer transfer process |
CN101512721A (zh) | 2006-04-05 | 2009-08-19 | 硅源公司 | 利用层转移工艺制造太阳能电池的方法和结构 |
JP2008004821A (ja) * | 2006-06-23 | 2008-01-10 | Sumco Corp | 貼り合わせウェーハの製造方法 |
US8153513B2 (en) * | 2006-07-25 | 2012-04-10 | Silicon Genesis Corporation | Method and system for continuous large-area scanning implantation process |
US7960218B2 (en) | 2006-09-08 | 2011-06-14 | Wisconsin Alumni Research Foundation | Method for fabricating high-speed thin-film transistors |
CN101430507A (zh) * | 2007-08-27 | 2009-05-13 | E.I.内穆尔杜邦公司 | 基片上的可光聚合干膜的湿层叠以及与湿层叠有关的组合物 |
US20090087774A1 (en) * | 2007-08-27 | 2009-04-02 | E.I. Du Pont De Nemours And Company | Compositions and methods for wet lamination of photopolymerizable dry films onto substrates |
US20090206275A1 (en) * | 2007-10-03 | 2009-08-20 | Silcon Genesis Corporation | Accelerator particle beam apparatus and method for low contaminate processing |
JP2011108673A (ja) * | 2008-03-12 | 2011-06-02 | Sharp Corp | 半導体装置、その製造方法及び表示装置 |
JP5391599B2 (ja) * | 2008-07-14 | 2014-01-15 | オムロン株式会社 | 基板接合方法及び電子部品 |
JP5478199B2 (ja) * | 2008-11-13 | 2014-04-23 | 株式会社半導体エネルギー研究所 | 半導体装置の作製方法 |
US9509313B2 (en) | 2009-04-14 | 2016-11-29 | Monolithic 3D Inc. | 3D semiconductor device |
US8362482B2 (en) | 2009-04-14 | 2013-01-29 | Monolithic 3D Inc. | Semiconductor device and structure |
US8058137B1 (en) | 2009-04-14 | 2011-11-15 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
US8669778B1 (en) | 2009-04-14 | 2014-03-11 | Monolithic 3D Inc. | Method for design and manufacturing of a 3D semiconductor device |
US8373439B2 (en) | 2009-04-14 | 2013-02-12 | Monolithic 3D Inc. | 3D semiconductor device |
US7986042B2 (en) | 2009-04-14 | 2011-07-26 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
US8384426B2 (en) | 2009-04-14 | 2013-02-26 | Monolithic 3D Inc. | Semiconductor device and structure |
US7960242B2 (en) * | 2009-04-14 | 2011-06-14 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
US8427200B2 (en) | 2009-04-14 | 2013-04-23 | Monolithic 3D Inc. | 3D semiconductor device |
US8405420B2 (en) | 2009-04-14 | 2013-03-26 | Monolithic 3D Inc. | System comprising a semiconductor device and structure |
US8362800B2 (en) | 2010-10-13 | 2013-01-29 | Monolithic 3D Inc. | 3D semiconductor device including field repairable logics |
US8754533B2 (en) | 2009-04-14 | 2014-06-17 | Monolithic 3D Inc. | Monolithic three-dimensional semiconductor device and structure |
US7964916B2 (en) | 2009-04-14 | 2011-06-21 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
US8258810B2 (en) | 2010-09-30 | 2012-09-04 | Monolithic 3D Inc. | 3D semiconductor device |
US9711407B2 (en) | 2009-04-14 | 2017-07-18 | Monolithic 3D Inc. | Method of manufacturing a three dimensional integrated circuit by transfer of a mono-crystalline layer |
US8378715B2 (en) | 2009-04-14 | 2013-02-19 | Monolithic 3D Inc. | Method to construct systems |
US8395191B2 (en) | 2009-10-12 | 2013-03-12 | Monolithic 3D Inc. | Semiconductor device and structure |
US9577642B2 (en) | 2009-04-14 | 2017-02-21 | Monolithic 3D Inc. | Method to form a 3D semiconductor device |
US10388863B2 (en) | 2009-10-12 | 2019-08-20 | Monolithic 3D Inc. | 3D memory device and structure |
US8476145B2 (en) | 2010-10-13 | 2013-07-02 | Monolithic 3D Inc. | Method of fabricating a semiconductor device and structure |
US8450804B2 (en) | 2011-03-06 | 2013-05-28 | Monolithic 3D Inc. | Semiconductor device and structure for heat removal |
US11018133B2 (en) | 2009-10-12 | 2021-05-25 | Monolithic 3D Inc. | 3D integrated circuit |
US10157909B2 (en) | 2009-10-12 | 2018-12-18 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US8581349B1 (en) | 2011-05-02 | 2013-11-12 | Monolithic 3D Inc. | 3D memory semiconductor device and structure |
US10910364B2 (en) | 2009-10-12 | 2021-02-02 | Monolitaic 3D Inc. | 3D semiconductor device |
US10366970B2 (en) | 2009-10-12 | 2019-07-30 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11374118B2 (en) | 2009-10-12 | 2022-06-28 | Monolithic 3D Inc. | Method to form a 3D integrated circuit |
US10043781B2 (en) | 2009-10-12 | 2018-08-07 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US9099424B1 (en) | 2012-08-10 | 2015-08-04 | Monolithic 3D Inc. | Semiconductor system, device and structure with heat removal |
US10354995B2 (en) | 2009-10-12 | 2019-07-16 | Monolithic 3D Inc. | Semiconductor memory device and structure |
US8294159B2 (en) | 2009-10-12 | 2012-10-23 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
US8536023B2 (en) | 2010-11-22 | 2013-09-17 | Monolithic 3D Inc. | Method of manufacturing a semiconductor device and structure |
US8742476B1 (en) | 2012-11-27 | 2014-06-03 | Monolithic 3D Inc. | Semiconductor device and structure |
US8461035B1 (en) | 2010-09-30 | 2013-06-11 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
US8298875B1 (en) | 2011-03-06 | 2012-10-30 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
US8541819B1 (en) | 2010-12-09 | 2013-09-24 | Monolithic 3D Inc. | Semiconductor device and structure |
US9099526B2 (en) | 2010-02-16 | 2015-08-04 | Monolithic 3D Inc. | Integrated circuit device and structure |
US8492886B2 (en) | 2010-02-16 | 2013-07-23 | Monolithic 3D Inc | 3D integrated circuit with logic |
US8373230B1 (en) | 2010-10-13 | 2013-02-12 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
US8026521B1 (en) | 2010-10-11 | 2011-09-27 | Monolithic 3D Inc. | Semiconductor device and structure |
US10217667B2 (en) | 2011-06-28 | 2019-02-26 | Monolithic 3D Inc. | 3D semiconductor device, fabrication method and system |
US9953925B2 (en) | 2011-06-28 | 2018-04-24 | Monolithic 3D Inc. | Semiconductor system and device |
US9219005B2 (en) | 2011-06-28 | 2015-12-22 | Monolithic 3D Inc. | Semiconductor system and device |
US8642416B2 (en) | 2010-07-30 | 2014-02-04 | Monolithic 3D Inc. | Method of forming three dimensional integrated circuit devices using layer transfer technique |
US8901613B2 (en) | 2011-03-06 | 2014-12-02 | Monolithic 3D Inc. | Semiconductor device and structure for heat removal |
US8163581B1 (en) | 2010-10-13 | 2012-04-24 | Monolith IC 3D | Semiconductor and optoelectronic devices |
US8273610B2 (en) | 2010-11-18 | 2012-09-25 | Monolithic 3D Inc. | Method of constructing a semiconductor device and structure |
US10497713B2 (en) | 2010-11-18 | 2019-12-03 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11482440B2 (en) | 2010-12-16 | 2022-10-25 | Monolithic 3D Inc. | 3D semiconductor device and structure with a built-in test circuit for repairing faulty circuits |
US11257867B1 (en) | 2010-10-11 | 2022-02-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with oxide bonds |
US10896931B1 (en) | 2010-10-11 | 2021-01-19 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11315980B1 (en) | 2010-10-11 | 2022-04-26 | Monolithic 3D Inc. | 3D semiconductor device and structure with transistors |
US11469271B2 (en) | 2010-10-11 | 2022-10-11 | Monolithic 3D Inc. | Method to produce 3D semiconductor devices and structures with memory |
US8114757B1 (en) * | 2010-10-11 | 2012-02-14 | Monolithic 3D Inc. | Semiconductor device and structure |
US11024673B1 (en) | 2010-10-11 | 2021-06-01 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11600667B1 (en) | 2010-10-11 | 2023-03-07 | Monolithic 3D Inc. | Method to produce 3D semiconductor devices and structures with memory |
US11018191B1 (en) | 2010-10-11 | 2021-05-25 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10290682B2 (en) | 2010-10-11 | 2019-05-14 | Monolithic 3D Inc. | 3D IC semiconductor device and structure with stacked memory |
US11227897B2 (en) | 2010-10-11 | 2022-01-18 | Monolithic 3D Inc. | Method for producing a 3D semiconductor memory device and structure |
US11158674B2 (en) | 2010-10-11 | 2021-10-26 | Monolithic 3D Inc. | Method to produce a 3D semiconductor device and structure |
US11043523B1 (en) | 2010-10-13 | 2021-06-22 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors |
US10998374B1 (en) | 2010-10-13 | 2021-05-04 | Monolithic 3D Inc. | Multilevel semiconductor device and structure |
US11694922B2 (en) | 2010-10-13 | 2023-07-04 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US10679977B2 (en) | 2010-10-13 | 2020-06-09 | Monolithic 3D Inc. | 3D microdisplay device and structure |
US8379458B1 (en) | 2010-10-13 | 2013-02-19 | Monolithic 3D Inc. | Semiconductor device and structure |
US11869915B2 (en) | 2010-10-13 | 2024-01-09 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US11605663B2 (en) | 2010-10-13 | 2023-03-14 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US11855114B2 (en) | 2010-10-13 | 2023-12-26 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US11063071B1 (en) | 2010-10-13 | 2021-07-13 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with waveguides |
US11404466B2 (en) | 2010-10-13 | 2022-08-02 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors |
US11163112B2 (en) | 2010-10-13 | 2021-11-02 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with electromagnetic modulators |
US11929372B2 (en) | 2010-10-13 | 2024-03-12 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors and wafer bonding |
US9197804B1 (en) | 2011-10-14 | 2015-11-24 | Monolithic 3D Inc. | Semiconductor and optoelectronic devices |
US11327227B2 (en) | 2010-10-13 | 2022-05-10 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with electromagnetic modulators |
US11855100B2 (en) | 2010-10-13 | 2023-12-26 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US11164898B2 (en) | 2010-10-13 | 2021-11-02 | Monolithic 3D Inc. | Multilevel semiconductor device and structure |
US11133344B2 (en) | 2010-10-13 | 2021-09-28 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with image sensors |
US10943934B2 (en) | 2010-10-13 | 2021-03-09 | Monolithic 3D Inc. | Multilevel semiconductor device and structure |
US10978501B1 (en) | 2010-10-13 | 2021-04-13 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with waveguides |
US11437368B2 (en) | 2010-10-13 | 2022-09-06 | Monolithic 3D Inc. | Multilevel semiconductor device and structure with oxide bonding |
US8283215B2 (en) | 2010-10-13 | 2012-10-09 | Monolithic 3D Inc. | Semiconductor and optoelectronic devices |
US10833108B2 (en) | 2010-10-13 | 2020-11-10 | Monolithic 3D Inc. | 3D microdisplay device and structure |
US11923230B1 (en) | 2010-11-18 | 2024-03-05 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11482438B2 (en) | 2010-11-18 | 2022-10-25 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device and structure |
US11784082B2 (en) | 2010-11-18 | 2023-10-10 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11804396B2 (en) | 2010-11-18 | 2023-10-31 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers |
US11610802B2 (en) | 2010-11-18 | 2023-03-21 | Monolithic 3D Inc. | Method for producing a 3D semiconductor device and structure with single crystal transistors and metal gate electrodes |
US11615977B2 (en) | 2010-11-18 | 2023-03-28 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11094576B1 (en) | 2010-11-18 | 2021-08-17 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device and structure |
US11521888B2 (en) | 2010-11-18 | 2022-12-06 | Monolithic 3D Inc. | 3D semiconductor device and structure with high-k metal gate transistors |
US11735462B2 (en) | 2010-11-18 | 2023-08-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with single-crystal layers |
US11482439B2 (en) | 2010-11-18 | 2022-10-25 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device comprising charge trap junction-less transistors |
US11443971B2 (en) | 2010-11-18 | 2022-09-13 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11508605B2 (en) | 2010-11-18 | 2022-11-22 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11862503B2 (en) | 2010-11-18 | 2024-01-02 | Monolithic 3D Inc. | Method for producing a 3D semiconductor device and structure with memory cells and multiple metal layers |
US11901210B2 (en) | 2010-11-18 | 2024-02-13 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11107721B2 (en) | 2010-11-18 | 2021-08-31 | Monolithic 3D Inc. | 3D semiconductor device and structure with NAND logic |
US11355380B2 (en) | 2010-11-18 | 2022-06-07 | Monolithic 3D Inc. | Methods for producing 3D semiconductor memory device and structure utilizing alignment marks |
US11004719B1 (en) | 2010-11-18 | 2021-05-11 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor memory device and structure |
US11355381B2 (en) | 2010-11-18 | 2022-06-07 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11854857B1 (en) | 2010-11-18 | 2023-12-26 | Monolithic 3D Inc. | Methods for producing a 3D semiconductor device and structure with memory cells and multiple metal layers |
US11018042B1 (en) | 2010-11-18 | 2021-05-25 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11164770B1 (en) | 2010-11-18 | 2021-11-02 | Monolithic 3D Inc. | Method for producing a 3D semiconductor memory device and structure |
US11569117B2 (en) | 2010-11-18 | 2023-01-31 | Monolithic 3D Inc. | 3D semiconductor device and structure with single-crystal layers |
US11031275B2 (en) | 2010-11-18 | 2021-06-08 | Monolithic 3D Inc. | 3D semiconductor device and structure with memory |
US11121021B2 (en) | 2010-11-18 | 2021-09-14 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11211279B2 (en) | 2010-11-18 | 2021-12-28 | Monolithic 3D Inc. | Method for processing a 3D integrated circuit and structure |
US11495484B2 (en) | 2010-11-18 | 2022-11-08 | Monolithic 3D Inc. | 3D semiconductor devices and structures with at least two single-crystal layers |
US8975670B2 (en) | 2011-03-06 | 2015-03-10 | Monolithic 3D Inc. | Semiconductor device and structure for heat removal |
US10388568B2 (en) | 2011-06-28 | 2019-08-20 | Monolithic 3D Inc. | 3D semiconductor device and system |
US8687399B2 (en) | 2011-10-02 | 2014-04-01 | Monolithic 3D Inc. | Semiconductor device and structure |
US9029173B2 (en) | 2011-10-18 | 2015-05-12 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
US9000557B2 (en) | 2012-03-17 | 2015-04-07 | Zvi Or-Bach | Semiconductor device and structure |
US11694944B1 (en) | 2012-04-09 | 2023-07-04 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11088050B2 (en) | 2012-04-09 | 2021-08-10 | Monolithic 3D Inc. | 3D semiconductor device with isolation layers |
US11881443B2 (en) | 2012-04-09 | 2024-01-23 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US8557632B1 (en) | 2012-04-09 | 2013-10-15 | Monolithic 3D Inc. | Method for fabrication of a semiconductor device and structure |
US11476181B1 (en) | 2012-04-09 | 2022-10-18 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11164811B2 (en) | 2012-04-09 | 2021-11-02 | Monolithic 3D Inc. | 3D semiconductor device with isolation layers and oxide-to-oxide bonding |
US10600888B2 (en) | 2012-04-09 | 2020-03-24 | Monolithic 3D Inc. | 3D semiconductor device |
US11735501B1 (en) | 2012-04-09 | 2023-08-22 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11616004B1 (en) | 2012-04-09 | 2023-03-28 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US11410912B2 (en) | 2012-04-09 | 2022-08-09 | Monolithic 3D Inc. | 3D semiconductor device with vias and isolation layers |
US11594473B2 (en) | 2012-04-09 | 2023-02-28 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and a connective path |
US8686428B1 (en) | 2012-11-16 | 2014-04-01 | Monolithic 3D Inc. | Semiconductor device and structure |
US8574929B1 (en) | 2012-11-16 | 2013-11-05 | Monolithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US11967583B2 (en) | 2012-12-22 | 2024-04-23 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11018116B2 (en) | 2012-12-22 | 2021-05-25 | Monolithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US11309292B2 (en) | 2012-12-22 | 2022-04-19 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11063024B1 (en) | 2012-12-22 | 2021-07-13 | Monlithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US11217565B2 (en) | 2012-12-22 | 2022-01-04 | Monolithic 3D Inc. | Method to form a 3D semiconductor device and structure |
US11961827B1 (en) | 2012-12-22 | 2024-04-16 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11784169B2 (en) | 2012-12-22 | 2023-10-10 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US8674470B1 (en) | 2012-12-22 | 2014-03-18 | Monolithic 3D Inc. | Semiconductor device and structure |
US11916045B2 (en) | 2012-12-22 | 2024-02-27 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US11087995B1 (en) | 2012-12-29 | 2021-08-10 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10903089B1 (en) | 2012-12-29 | 2021-01-26 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US9871034B1 (en) | 2012-12-29 | 2018-01-16 | Monolithic 3D Inc. | Semiconductor device and structure |
US10115663B2 (en) | 2012-12-29 | 2018-10-30 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10892169B2 (en) | 2012-12-29 | 2021-01-12 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11430667B2 (en) | 2012-12-29 | 2022-08-30 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US10651054B2 (en) | 2012-12-29 | 2020-05-12 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11177140B2 (en) | 2012-12-29 | 2021-11-16 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10600657B2 (en) | 2012-12-29 | 2020-03-24 | Monolithic 3D Inc | 3D semiconductor device and structure |
US11004694B1 (en) | 2012-12-29 | 2021-05-11 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US9385058B1 (en) | 2012-12-29 | 2016-07-05 | Monolithic 3D Inc. | Semiconductor device and structure |
US11430668B2 (en) | 2012-12-29 | 2022-08-30 | Monolithic 3D Inc. | 3D semiconductor device and structure with bonding |
US11935949B1 (en) | 2013-03-11 | 2024-03-19 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and memory cells |
US10325651B2 (en) | 2013-03-11 | 2019-06-18 | Monolithic 3D Inc. | 3D semiconductor device with stacked memory |
US11869965B2 (en) | 2013-03-11 | 2024-01-09 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers and memory cells |
US8902663B1 (en) | 2013-03-11 | 2014-12-02 | Monolithic 3D Inc. | Method of maintaining a memory state |
US11398569B2 (en) | 2013-03-12 | 2022-07-26 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10840239B2 (en) | 2014-08-26 | 2020-11-17 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11923374B2 (en) | 2013-03-12 | 2024-03-05 | Monolithic 3D Inc. | 3D semiconductor device and structure with metal layers |
US8994404B1 (en) | 2013-03-12 | 2015-03-31 | Monolithic 3D Inc. | Semiconductor device and structure |
US11088130B2 (en) | 2014-01-28 | 2021-08-10 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10224279B2 (en) | 2013-03-15 | 2019-03-05 | Monolithic 3D Inc. | Semiconductor device and structure |
US9117749B1 (en) | 2013-03-15 | 2015-08-25 | Monolithic 3D Inc. | Semiconductor device and structure |
US11341309B1 (en) | 2013-04-15 | 2022-05-24 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11270055B1 (en) | 2013-04-15 | 2022-03-08 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11720736B2 (en) | 2013-04-15 | 2023-08-08 | Monolithic 3D Inc. | Automation methods for 3D integrated circuits and devices |
US11030371B2 (en) | 2013-04-15 | 2021-06-08 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US9021414B1 (en) | 2013-04-15 | 2015-04-28 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11487928B2 (en) | 2013-04-15 | 2022-11-01 | Monolithic 3D Inc. | Automation for monolithic 3D devices |
US11574109B1 (en) | 2013-04-15 | 2023-02-07 | Monolithic 3D Inc | Automation methods for 3D integrated circuits and devices |
US10297586B2 (en) | 2015-03-09 | 2019-05-21 | Monolithic 3D Inc. | Methods for processing a 3D semiconductor device |
US11031394B1 (en) | 2014-01-28 | 2021-06-08 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11107808B1 (en) | 2014-01-28 | 2021-08-31 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10381328B2 (en) | 2015-04-19 | 2019-08-13 | Monolithic 3D Inc. | Semiconductor device and structure |
US11011507B1 (en) | 2015-04-19 | 2021-05-18 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11056468B1 (en) | 2015-04-19 | 2021-07-06 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10825779B2 (en) | 2015-04-19 | 2020-11-03 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US11956952B2 (en) | 2015-08-23 | 2024-04-09 | Monolithic 3D Inc. | Semiconductor memory device and structure |
DE112016004265T5 (de) | 2015-09-21 | 2018-06-07 | Monolithic 3D Inc. | 3d halbleitervorrichtung und -struktur |
US10522225B1 (en) | 2015-10-02 | 2019-12-31 | Monolithic 3D Inc. | Semiconductor device with non-volatile memory |
US11114464B2 (en) | 2015-10-24 | 2021-09-07 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10418369B2 (en) | 2015-10-24 | 2019-09-17 | Monolithic 3D Inc. | Multi-level semiconductor memory device and structure |
US11296115B1 (en) | 2015-10-24 | 2022-04-05 | Monolithic 3D Inc. | 3D semiconductor device and structure |
US10847540B2 (en) | 2015-10-24 | 2020-11-24 | Monolithic 3D Inc. | 3D semiconductor memory device and structure |
US11114427B2 (en) | 2015-11-07 | 2021-09-07 | Monolithic 3D Inc. | 3D semiconductor processor and memory device and structure |
US11937422B2 (en) | 2015-11-07 | 2024-03-19 | Monolithic 3D Inc. | Semiconductor memory device and structure |
CN106410054B (zh) * | 2015-12-09 | 2019-03-12 | 广东阿格蕾雅光电材料有限公司 | 仅空穴有机半导体二极管器件 |
US11812620B2 (en) | 2016-10-10 | 2023-11-07 | Monolithic 3D Inc. | 3D DRAM memory devices and structures with control circuits |
US11711928B2 (en) | 2016-10-10 | 2023-07-25 | Monolithic 3D Inc. | 3D memory devices and structures with control circuits |
US11869591B2 (en) | 2016-10-10 | 2024-01-09 | Monolithic 3D Inc. | 3D memory devices and structures with control circuits |
US11930648B1 (en) | 2016-10-10 | 2024-03-12 | Monolithic 3D Inc. | 3D memory devices and structures with metal layers |
US11251149B2 (en) | 2016-10-10 | 2022-02-15 | Monolithic 3D Inc. | 3D memory device and structure |
US11329059B1 (en) | 2016-10-10 | 2022-05-10 | Monolithic 3D Inc. | 3D memory devices and structures with thinned single crystal substrates |
US11296106B2 (en) | 2019-04-08 | 2022-04-05 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US11158652B1 (en) | 2019-04-08 | 2021-10-26 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US11763864B2 (en) | 2019-04-08 | 2023-09-19 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures with bit-line pillars |
US10892016B1 (en) | 2019-04-08 | 2021-01-12 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
US11018156B2 (en) | 2019-04-08 | 2021-05-25 | Monolithic 3D Inc. | 3D memory semiconductor devices and structures |
Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63136661A (ja) * | 1986-11-28 | 1988-06-08 | Sony Corp | 半導体装置の製造方法 |
JPH0260163A (ja) * | 1988-08-25 | 1990-02-28 | Sony Corp | 半導体メモリの製造方法 |
JPH043457A (ja) * | 1990-04-19 | 1992-01-08 | Nec Corp | 能動層積層素子用配線形成方法 |
JPH0453230A (ja) * | 1990-06-20 | 1992-02-20 | Fujitsu Ltd | 半導体装置の製造方法 |
JPH0541478A (ja) * | 1991-07-22 | 1993-02-19 | Nec Corp | 半導体装置およびその製造方法 |
JPH05267563A (ja) * | 1992-03-17 | 1993-10-15 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
JPH05275665A (ja) * | 1991-11-20 | 1993-10-22 | Canon Inc | 半導体装置及びその製造方法 |
JPH1124106A (ja) * | 1997-07-03 | 1999-01-29 | Seiko Epson Corp | 液晶パネル用基板及び液晶パネル並びにそれらの製造方法 |
JP3141486B2 (ja) * | 1992-01-27 | 2001-03-05 | ソニー株式会社 | 半導体装置 |
JP3278944B2 (ja) * | 1992-12-25 | 2002-04-30 | ソニー株式会社 | Soi型半導体装置およびその製造方法 |
JP2002244587A (ja) * | 2001-02-19 | 2002-08-30 | Sony Corp | 薄膜半導体装置及びその製造方法 |
JP2003031780A (ja) * | 2001-06-07 | 2003-01-31 | Ind Technol Res Inst | 薄膜トランジスタパネルの製造方法 |
JP2003282885A (ja) * | 2002-03-26 | 2003-10-03 | Sharp Corp | 半導体装置およびその製造方法 |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4321747A (en) | 1978-05-30 | 1982-03-30 | Tokyo Shibaura Denki Kabushiki Kaisha | Method of manufacturing a solid-state image sensing device |
US4829018A (en) | 1986-06-27 | 1989-05-09 | Wahlstrom Sven E | Multilevel integrated circuits employing fused oxide layers |
JPH0574667A (ja) * | 1991-09-18 | 1993-03-26 | Fujitsu Ltd | 半導体装置の製造方法 |
US5266511A (en) | 1991-10-02 | 1993-11-30 | Fujitsu Limited | Process for manufacturing three dimensional IC's |
EP0543361B1 (en) * | 1991-11-20 | 2002-02-27 | Canon Kabushiki Kaisha | Method of manufacturing a semiconductor device |
JPH0714982A (ja) * | 1993-06-21 | 1995-01-17 | Hitachi Ltd | 半導体集積回路装置及びその製造方法 |
EP1178530A2 (en) | 1993-09-30 | 2002-02-06 | Kopin Corporation | Three-dimensional processor using transferred thin film circuits |
BE1008384A3 (nl) | 1994-05-24 | 1996-04-02 | Koninkl Philips Electronics Nv | Werkwijze voor het vervaardigen van halfgeleiderinrichtingen met halfgeleiderelementen gevormd in een op een dragerplak aangebrachte laag halfgeleidermateriaal. |
US5880010A (en) | 1994-07-12 | 1999-03-09 | Sun Microsystems, Inc. | Ultrathin electronics |
DE19516487C1 (de) | 1995-05-05 | 1996-07-25 | Fraunhofer Ges Forschung | Verfahren zur vertikalen Integration mikroelektronischer Systeme |
DE19801313C2 (de) * | 1998-01-15 | 2001-01-18 | Siemens Ag | FET mit Source-Substratanschluß |
JP3447231B2 (ja) * | 1998-11-20 | 2003-09-16 | セイコーインスツルメンツ株式会社 | 半導体集積回路の製造方法 |
US6420791B1 (en) * | 1999-11-23 | 2002-07-16 | United Microelectronics Corp. | Alignment mark design |
JP2001160612A (ja) | 1999-12-01 | 2001-06-12 | Takehide Shirato | 半導体装置及びその製造方法 |
US6355501B1 (en) | 2000-09-21 | 2002-03-12 | International Business Machines Corporation | Three-dimensional chip stacking assembly |
JP3696131B2 (ja) | 2001-07-10 | 2005-09-14 | 株式会社東芝 | アクティブマトリクス基板及びその製造方法 |
US7508034B2 (en) * | 2002-09-25 | 2009-03-24 | Sharp Kabushiki Kaisha | Single-crystal silicon substrate, SOI substrate, semiconductor device, display device, and manufacturing method of semiconductor device |
JP2005150686A (ja) * | 2003-10-22 | 2005-06-09 | Sharp Corp | 半導体装置およびその製造方法 |
-
2004
- 2004-07-20 JP JP2004212230A patent/JP2005150686A/ja active Pending
- 2004-10-14 US US10/963,817 patent/US7205204B2/en not_active Expired - Fee Related
- 2004-10-22 KR KR1020040084829A patent/KR100684189B1/ko not_active IP Right Cessation
- 2004-10-22 EP EP04256543A patent/EP1526567A3/en not_active Withdrawn
-
2006
- 2006-12-28 US US11/646,274 patent/US7436027B2/en not_active Expired - Fee Related
Patent Citations (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63136661A (ja) * | 1986-11-28 | 1988-06-08 | Sony Corp | 半導体装置の製造方法 |
JPH0260163A (ja) * | 1988-08-25 | 1990-02-28 | Sony Corp | 半導体メモリの製造方法 |
JP2743391B2 (ja) * | 1988-08-25 | 1998-04-22 | ソニー株式会社 | 半導体メモリの製造方法 |
JPH043457A (ja) * | 1990-04-19 | 1992-01-08 | Nec Corp | 能動層積層素子用配線形成方法 |
JPH0453230A (ja) * | 1990-06-20 | 1992-02-20 | Fujitsu Ltd | 半導体装置の製造方法 |
JPH0541478A (ja) * | 1991-07-22 | 1993-02-19 | Nec Corp | 半導体装置およびその製造方法 |
JPH05275665A (ja) * | 1991-11-20 | 1993-10-22 | Canon Inc | 半導体装置及びその製造方法 |
JP3141486B2 (ja) * | 1992-01-27 | 2001-03-05 | ソニー株式会社 | 半導体装置 |
JPH05267563A (ja) * | 1992-03-17 | 1993-10-15 | Mitsubishi Electric Corp | 半導体装置およびその製造方法 |
JP3278944B2 (ja) * | 1992-12-25 | 2002-04-30 | ソニー株式会社 | Soi型半導体装置およびその製造方法 |
JPH1124106A (ja) * | 1997-07-03 | 1999-01-29 | Seiko Epson Corp | 液晶パネル用基板及び液晶パネル並びにそれらの製造方法 |
JP2002244587A (ja) * | 2001-02-19 | 2002-08-30 | Sony Corp | 薄膜半導体装置及びその製造方法 |
JP2003031780A (ja) * | 2001-06-07 | 2003-01-31 | Ind Technol Res Inst | 薄膜トランジスタパネルの製造方法 |
JP2003282885A (ja) * | 2002-03-26 | 2003-10-03 | Sharp Corp | 半導体装置およびその製造方法 |
Cited By (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1580813A3 (en) * | 2004-03-26 | 2007-03-21 | Sharp Kabushiki Kaisha | Semiconductor substrate, semiconductor device, and manufacturing methods for them |
JP2006344666A (ja) * | 2005-06-07 | 2006-12-21 | Sharp Corp | 半導体装置及びその製造方法並びに表示装置 |
JP4927080B2 (ja) * | 2005-07-13 | 2012-05-09 | ソワテク | 厚い絶縁層の粗さを減少させるための方法 |
JP2009501440A (ja) * | 2005-07-13 | 2009-01-15 | エス.オー.アイ.テック、シリコン、オン、インシュレター、テクノロジーズ | 厚い絶縁層の粗さを減少させるための方法 |
JPWO2007102248A1 (ja) * | 2006-03-08 | 2009-07-23 | シャープ株式会社 | 半導体装置及びその製造方法 |
JP2010074192A (ja) * | 2006-03-08 | 2010-04-02 | Sharp Corp | 半導体装置 |
US8008205B2 (en) | 2006-03-08 | 2011-08-30 | Sharp Kabushiki Kaisha | Methods for producing a semiconductor device having planarization films |
WO2007102248A1 (ja) * | 2006-03-08 | 2007-09-13 | Sharp Kabushiki Kaisha | 半導体装置及びその製造方法 |
WO2011036915A1 (ja) * | 2009-09-25 | 2011-03-31 | シャープ株式会社 | 半導体デバイスの製造方法および半導体デバイス |
JP2013070039A (ja) * | 2011-09-07 | 2013-04-18 | Semiconductor Energy Lab Co Ltd | 半導体装置及び半導体装置の作製方法 |
JP2015109343A (ja) * | 2013-12-04 | 2015-06-11 | キヤノン株式会社 | 半導体装置の製造方法 |
KR20170048353A (ko) * | 2014-08-26 | 2017-05-08 | 가부시키가이샤 니콘 | 디바이스 제조 방법 및 전사 기판 |
CN110379715A (zh) * | 2014-08-26 | 2019-10-25 | 株式会社尼康 | 转印基板 |
JP2020074364A (ja) * | 2014-08-26 | 2020-05-14 | 株式会社ニコン | 転写基板 |
KR102454094B1 (ko) | 2014-08-26 | 2022-10-14 | 가부시키가이샤 니콘 | 디바이스 제조 방법 및 전사 기판 |
JP2018018941A (ja) * | 2016-07-27 | 2018-02-01 | ラピスセミコンダクタ株式会社 | 半導体装置および半導体装置の製造方法 |
CN107665883A (zh) * | 2016-07-27 | 2018-02-06 | 拉碧斯半导体株式会社 | 半导体装置以及半导体装置的制造方法 |
CN107665883B (zh) * | 2016-07-27 | 2022-03-29 | 拉碧斯半导体株式会社 | 半导体装置以及半导体装置的制造方法 |
Also Published As
Publication number | Publication date |
---|---|
EP1526567A2 (en) | 2005-04-27 |
EP1526567A3 (en) | 2006-04-26 |
US20050087739A1 (en) | 2005-04-28 |
KR20050039647A (ko) | 2005-04-29 |
US20070108523A1 (en) | 2007-05-17 |
KR100684189B1 (ko) | 2007-02-20 |
US7205204B2 (en) | 2007-04-17 |
US7436027B2 (en) | 2008-10-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2005150686A (ja) | 半導体装置およびその製造方法 | |
JP4651924B2 (ja) | 薄膜半導体装置および薄膜半導体装置の製造方法 | |
JP4451488B2 (ja) | 半導体素子の転写方法及び半導体装置の製造方法 | |
US7262464B2 (en) | Semiconductor device with single crystal semiconductor layer(s) bonded to insulating surface of substrate | |
JP4319078B2 (ja) | 半導体装置の製造方法 | |
US7465641B2 (en) | Method for manufacturing a semiconductor device | |
WO2002103760A2 (en) | Method of selective removal of sige alloys | |
US20080050890A1 (en) | Hybrid oriented substrates and crystal imprinting methods for forming such hybrid oriented substrates | |
JP4029884B2 (ja) | 半導体装置の製造方法 | |
KR100879047B1 (ko) | 반도체 장치 및 그 제조방법 | |
JP3970814B2 (ja) | 半導体装置の製造方法 | |
JP2005026472A (ja) | 半導体装置の製造方法 | |
JP5074523B2 (ja) | 半導体装置及びその製造方法 | |
US7803700B2 (en) | Crystal imprinting methods for fabricating substrates with thin active silicon layers | |
KR100516677B1 (ko) | 트랜지스터의 제조 방법 | |
JP4076930B2 (ja) | 半導体装置の製造方法 | |
US20080138960A1 (en) | Method of manufacturing a stack-type semiconductor device | |
JP2005217050A (ja) | 半導体装置の製造方法 | |
JP2007081031A (ja) | 半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20070119 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070206 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070319 |
|
RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20070319 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20070703 |