ITMI922734A1 - Circuito per generare segnali di orologio per separare linee di bit in un dispositivo di memoria a semiconduttore. - Google Patents

Circuito per generare segnali di orologio per separare linee di bit in un dispositivo di memoria a semiconduttore.

Info

Publication number
ITMI922734A1
ITMI922734A1 IT002734A ITMI922734A ITMI922734A1 IT MI922734 A1 ITMI922734 A1 IT MI922734A1 IT 002734 A IT002734 A IT 002734A IT MI922734 A ITMI922734 A IT MI922734A IT MI922734 A1 ITMI922734 A1 IT MI922734A1
Authority
IT
Italy
Prior art keywords
circuit
memory device
semiconductor memory
bit lines
clock signals
Prior art date
Application number
IT002734A
Other languages
English (en)
Inventor
Kyung-Youl Min
Yong-Sik Seok
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=19329196&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=ITMI922734(A1) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of ITMI922734A0 publication Critical patent/ITMI922734A0/it
Publication of ITMI922734A1 publication Critical patent/ITMI922734A1/it
Application granted granted Critical
Publication of IT1256458B publication Critical patent/IT1256458B/it

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/12—Bit line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, equalising circuits, for bit lines
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
    • G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
    • G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/18—Bit line organisation; Bit line lay-out
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
  • Semiconductor Memories (AREA)
  • Read Only Memory (AREA)
ITMI922734A 1992-02-19 1992-11-27 Circuito per generare segnali di orologio per separare linee di bit inun dispositivo di memoria a semiconduttore. IT1256458B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920002486A KR950009234B1 (ko) 1992-02-19 1992-02-19 반도체 메모리장치의 비트라인 분리클럭 발생장치

Publications (3)

Publication Number Publication Date
ITMI922734A0 ITMI922734A0 (it) 1992-11-27
ITMI922734A1 true ITMI922734A1 (it) 1994-05-27
IT1256458B IT1256458B (it) 1995-12-07

Family

ID=19329196

Family Applications (1)

Application Number Title Priority Date Filing Date
ITMI922734A IT1256458B (it) 1992-02-19 1992-11-27 Circuito per generare segnali di orologio per separare linee di bit inun dispositivo di memoria a semiconduttore.

Country Status (8)

Country Link
US (1) US5402378A (it)
JP (1) JPH0821235B2 (it)
KR (1) KR950009234B1 (it)
DE (1) DE4240002C2 (it)
FR (1) FR2687488B1 (it)
GB (1) GB2264376B (it)
IT (1) IT1256458B (it)
TW (1) TW201370B (it)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
USRE40552E1 (en) 1990-04-06 2008-10-28 Mosaid Technologies, Inc. Dynamic random access memory using imperfect isolating transistors
JP3088232B2 (ja) * 1994-01-11 2000-09-18 沖電気工業株式会社 半導体記憶回路
JPH08171796A (ja) * 1994-12-16 1996-07-02 Toshiba Corp 半導体記憶装置
US5719813A (en) * 1995-06-06 1998-02-17 Micron Technology, Inc. Cell plate referencing for DRAM sensing
US5625588A (en) * 1995-06-06 1997-04-29 Micron Technology, Inc. Single-ended sensing using global bit lines for DRAM
US5654933A (en) * 1995-06-30 1997-08-05 Micron Technology, Inc. Equilibrated sam read transfer circuit
US5584134A (en) * 1995-07-31 1996-12-17 Chaput; Rob Foldable assembly unit with display object and pedestal
KR100203142B1 (ko) * 1996-06-29 1999-06-15 김영환 디램
KR100388318B1 (ko) 1998-12-24 2003-10-10 주식회사 하이닉스반도체 비트라인디커플링방법
JP2000298984A (ja) 1999-04-15 2000-10-24 Oki Electric Ind Co Ltd 半導体記憶装置
TW526497B (en) * 1999-05-18 2003-04-01 Nanya Technology Corp Data sensing method of semiconductor memory device
US6301175B1 (en) 2000-07-26 2001-10-09 Micron Technology, Inc. Memory device with single-ended sensing and low voltage pre-charge
US6292417B1 (en) 2000-07-26 2001-09-18 Micron Technology, Inc. Memory device with reduced bit line pre-charge voltage
US6687180B2 (en) * 2002-04-25 2004-02-03 Micron Technology, Inc Driver control circuit
US7397848B2 (en) 2003-04-09 2008-07-08 Rambus Inc. Partial response receiver
US7126378B2 (en) 2003-12-17 2006-10-24 Rambus, Inc. High speed signaling system with adaptive transmit pre-emphasis
US7092472B2 (en) * 2003-09-16 2006-08-15 Rambus Inc. Data-level clock recovery
US7133321B2 (en) * 2003-10-09 2006-11-07 Micron Technology, Inc. Sense amplifier circuit
US7233164B2 (en) * 2003-12-17 2007-06-19 Rambus Inc. Offset cancellation in a multi-level signaling system
KR102507170B1 (ko) * 2016-02-29 2023-03-09 에스케이하이닉스 주식회사 센스 앰프 및 이를 포함하는 반도체 장치의 입/출력 회로

Family Cites Families (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5925311B2 (ja) * 1977-02-14 1984-06-16 日本電気株式会社 感知増幅器
JPS6027113B2 (ja) * 1980-02-13 1985-06-27 日本電気株式会社 プリチャ−ジ装置
JPS57198592A (en) * 1981-05-29 1982-12-06 Hitachi Ltd Semiconductor memory device
JPS58189897A (ja) * 1982-04-30 1983-11-05 Toshiba Corp 差動型センス回路
JPS58211394A (ja) * 1982-06-01 1983-12-08 Nec Corp 半導体集積回路
US4608670A (en) * 1984-08-02 1986-08-26 Texas Instruments Incorporated CMOS sense amplifier with N-channel sensing
US4791616A (en) * 1985-07-10 1988-12-13 Fujitsu Limited Semiconductor memory device
US5177708A (en) * 1985-10-30 1993-01-05 Mitsubishi Denki Kabushiki Kaisha Dynamic random access memory and method for equalizing sense amplifier drive signal lines
JPS62136919A (ja) * 1985-12-10 1987-06-19 Mitsubishi Electric Corp ドライバ−回路
JPS62197992A (ja) * 1986-02-25 1987-09-01 Mitsubishi Electric Corp ダイナミツクｒａｍ
JPS62271295A (ja) * 1986-05-20 1987-11-25 Fujitsu Ltd 半導体集積回路
DE3884975T2 (de) * 1987-01-28 1994-02-10 Nippon Electric Co Halbleiterspeicheranordnung mit verbessertem Spalten-Auswahlschema.
JPH07107798B2 (ja) * 1987-11-18 1995-11-15 三菱電機株式会社 ダイナミックランダムアクセスメモリにおけるセンスアンプ駆動装置およびセンスアンプ駆動方法
US5189639A (en) * 1987-11-26 1993-02-23 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device having bit lines capable of partial operation
ES2022698B3 (es) * 1988-02-26 1991-12-01 Ibm Amplificador de sentido de doble fase para memorias de acceso aleatorias.
JPH07109702B2 (ja) * 1988-09-12 1995-11-22 株式会社東芝 ダイナミック型メモリ
JPH0713861B2 (ja) * 1988-12-05 1995-02-15 三菱電機株式会社 半導体記憶装置
JPH0762955B2 (ja) * 1989-05-15 1995-07-05 株式会社東芝 ダイナミック型ランダムアクセスメモリ
JPH0646513B2 (ja) * 1989-07-12 1994-06-15 株式会社東芝 半導体記憶装置のデータ読出回路
US4991142A (en) * 1989-07-20 1991-02-05 Samsung Semiconductor Inc. Dynamic random access memory with improved sensing and refreshing
KR940001644B1 (ko) * 1991-05-24 1994-02-28 삼성전자 주식회사 메모리 장치의 입출력 라인 프리차아지 방법
KR940007640B1 (ko) * 1991-07-31 1994-08-22 삼성전자 주식회사 공통 입출력선을 가지는 데이타 전송회로
US5283760A (en) * 1991-08-14 1994-02-01 Samsung Electronics Co., Ltd. Data transmission circuit

Also Published As

Publication number Publication date
ITMI922734A0 (it) 1992-11-27
FR2687488B1 (fr) 1994-10-21
IT1256458B (it) 1995-12-07
TW201370B (en) 1993-03-01
KR950009234B1 (ko) 1995-08-18
GB9224992D0 (en) 1993-01-20
GB2264376A (en) 1993-08-25
JPH0821235B2 (ja) 1996-03-04
FR2687488A1 (fr) 1993-08-20
KR930018582A (ko) 1993-09-22
DE4240002A1 (it) 1993-08-26
GB2264376B (en) 1996-04-17
DE4240002C2 (de) 1997-12-18
JPH05258577A (ja) 1993-10-08
US5402378A (en) 1995-03-28

Similar Documents

Publication Publication Date Title
ITMI922734A1 (it) Circuito per generare segnali di orologio per separare linee di bit in un dispositivo di memoria a semiconduttore.
DE69232525D1 (de) Halbleiterspeicheranordnung
EP0540930A3 (en) Bit line configuration for semiconductor memory
DE69224315D1 (de) Halbleiterspeichervorrichtung
KR900012364A (ko) 더미비트선을 갖춘 반도체 메모리장치
DE69202948D1 (de) Speicherkarten-Erdungseinrichtung.
DE69233305D1 (de) Halbleiterspeichervorrichtung
DE69229104D1 (de) Stroboskopische Signale in Halbleiterspeicheranordnungen
DE69221218D1 (de) Halbleiterspeicher
DE69332728D1 (de) Datenausgangspuffer in Halbleiterspeicheranordnungen
GB2263801B (en) Semiconductor memory data output circuits
DE69220101D1 (de) Halbleiterspeichereinrichtung
IT1241524B (it) Metodo per ridurre il rumore di accoppiamento su linee di parola in undispositivo di memoria a semiconduttori
DE69219518D1 (de) Halbleiterspeicheranordnung
IT1176975B (it) Dispositivo di memoria dinamico a semiconduttori a linee di bit ripiegate
DE69222793D1 (de) Halbleiterspeicheranordnung
DE69223333D1 (de) Halbleiterspeicheranordnung
DE69225298D1 (de) Halbleiterspeichervorrichtung
DE69224559D1 (de) Halbleiterspeicher
ITMI912808A1 (it) Dispositivo di memoria a semiconduttore
GB2252650B (en) Word line driver stages for semi-conductor memory devices
DE69215555D1 (de) Halbleiterspeicheranordnung
EP0457591A3 (en) Semiconductor memory device having reduced parasitic capacities between bit lines
DE69322318D1 (de) Halbleiterspeicherschaltung
DE69321993D1 (de) Bitleitungsabtastung in Halbleiterspeicheranordnungen

Legal Events

Date Code Title Description
0001 Granted
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19971126