DE69224559D1 - Halbleiterspeicher - Google Patents

Halbleiterspeicher

Info

Publication number
DE69224559D1
DE69224559D1 DE69224559T DE69224559T DE69224559D1 DE 69224559 D1 DE69224559 D1 DE 69224559D1 DE 69224559 T DE69224559 T DE 69224559T DE 69224559 T DE69224559 T DE 69224559T DE 69224559 D1 DE69224559 D1 DE 69224559D1
Authority
DE
Germany
Prior art keywords
semiconductor memory
semiconductor
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69224559T
Other languages
English (en)
Other versions
DE69224559T2 (de
Inventor
Kanari Kogure
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of DE69224559D1 publication Critical patent/DE69224559D1/de
Application granted granted Critical
Publication of DE69224559T2 publication Critical patent/DE69224559T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4009—Coupling between buses with data restructuring
    • G06F13/4018—Coupling between buses with data restructuring with data-width conversion
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/04—Addressing variable-length words or parts of words
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Static Random-Access Memory (AREA)
  • Dram (AREA)
  • Memory System (AREA)
DE69224559T 1991-06-27 1992-06-25 Halbleiterspeicher Expired - Fee Related DE69224559T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18366791A JP3169639B2 (ja) 1991-06-27 1991-06-27 半導体記憶装置

Publications (2)

Publication Number Publication Date
DE69224559D1 true DE69224559D1 (de) 1998-04-09
DE69224559T2 DE69224559T2 (de) 1998-07-23

Family

ID=16139826

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69224559T Expired - Fee Related DE69224559T2 (de) 1991-06-27 1992-06-25 Halbleiterspeicher

Country Status (5)

Country Link
US (1) US5319596A (de)
EP (1) EP0520425B1 (de)
JP (1) JP3169639B2 (de)
CA (1) CA2072046C (de)
DE (1) DE69224559T2 (de)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0713847A (ja) * 1993-04-26 1995-01-17 Nec Corp 半導体記憶装置
US5436863A (en) * 1993-04-26 1995-07-25 Nec Corporation Semiconductor memory device
AU3412295A (en) * 1994-09-01 1996-03-22 Gary L. Mcalpine A multi-port memory system including read and write buffer interfaces
JPH1168797A (ja) * 1997-08-26 1999-03-09 Nec Corp 可変長セル対応位相乗換装置
US7114056B2 (en) 1998-12-03 2006-09-26 Sun Microsystems, Inc. Local and global register partitioning in a VLIW processor
US7117342B2 (en) 1998-12-03 2006-10-03 Sun Microsystems, Inc. Implicitly derived register specifiers in a processor
US6343348B1 (en) * 1998-12-03 2002-01-29 Sun Microsystems, Inc. Apparatus and method for optimizing die utilization and speed performance by register file splitting
EP1564749B8 (de) * 2000-12-20 2009-02-18 Fujitsu Microelectronics Limited Multiportspeicher auf Basis von DRAM
JP5070656B2 (ja) * 2000-12-20 2012-11-14 富士通セミコンダクター株式会社 半導体記憶装置
US7120761B2 (en) 2000-12-20 2006-10-10 Fujitsu Limited Multi-port memory based on DRAM core
DE10350281A1 (de) * 2003-10-28 2005-06-16 Infineon Technologies Ag Speicherzugriffsverfahren mit verzögertem Schreibsteuersignal und Datenverarbeitungsvorrichtung
US9076553B2 (en) 2013-11-13 2015-07-07 Taiwan Semiconductor Manufacturing Company Limited SPSRAM wrapper

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59151371A (ja) * 1983-02-03 1984-08-29 Toshiba Corp 半導体メモリ素子
US4616310A (en) * 1983-05-20 1986-10-07 International Business Machines Corporation Communicating random access memory
US4893279A (en) * 1986-03-04 1990-01-09 Advanced Micro Devices Inc. Storage arrangement having a pair of RAM memories selectively configurable for dual-access and two single-access RAMs
JPS62272352A (ja) * 1986-05-21 1987-11-26 Matsushita Graphic Commun Syst Inc メモリ制御回路
US4912680A (en) * 1987-09-03 1990-03-27 Minolta Camera Kabushiki Kaisha Image memory having plural input registers and output registers to provide random and serial accesses
US4933909A (en) * 1988-12-19 1990-06-12 Bull Hn Information Systems Inc. Dual read/write register file memory
US5014247A (en) * 1988-12-19 1991-05-07 Advanced Micro Devices, Inc. System for accessing the same memory location by two different devices
EP0434852B1 (de) * 1989-12-23 1995-05-17 International Business Machines Corporation Hochintegrierter Halbleiterspeicher mit Mehrfachzugang

Also Published As

Publication number Publication date
JPH05100946A (ja) 1993-04-23
CA2072046A1 (en) 1992-12-28
DE69224559T2 (de) 1998-07-23
EP0520425B1 (de) 1998-03-04
JP3169639B2 (ja) 2001-05-28
CA2072046C (en) 1997-12-09
US5319596A (en) 1994-06-07
EP0520425A2 (de) 1992-12-30
EP0520425A3 (en) 1995-03-22

Similar Documents

Publication Publication Date Title
DE69327499D1 (de) Halbleiterspeicher
DE69230810D1 (de) Halbleiterspeicheranordnung
DE69224315D1 (de) Halbleiterspeichervorrichtung
DE69222560D1 (de) Halbleiterfestwertspeicher
DE69221218D1 (de) Halbleiterspeicher
DE69233305D1 (de) Halbleiterspeichervorrichtung
DE69216695D1 (de) Halbleiterspeicher
DE69123666D1 (de) Halbleiterspeicheranordnung
DE69215707D1 (de) Halbleiter-Speicherzelle
DE69125206D1 (de) Halbleiterspeicheranordnung
DE69121801D1 (de) Halbleiterspeicheranordnung
DE69123379D1 (de) Halbleiterspeichervorrichtung
DE69119800D1 (de) Halbleiterspeicher
DE69129492D1 (de) Halbleiterspeicher
DE69220101D1 (de) Halbleiterspeichereinrichtung
DE69219518D1 (de) Halbleiterspeicheranordnung
DE69125339D1 (de) Halbleiterspeicheranordnung
DE69222793D1 (de) Halbleiterspeicheranordnung
DE69223333D1 (de) Halbleiterspeicheranordnung
DE69224559D1 (de) Halbleiterspeicher
DE69218878D1 (de) Nichtflüchtiger Halbleiterspeicher
DE69225298D1 (de) Halbleiterspeichervorrichtung
DE69123294D1 (de) Halbleiterspeicheranordnung
DE69215555D1 (de) Halbleiterspeicheranordnung
DE69119287D1 (de) Halbleiterspeicher

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee