CN1763941A - 带有铝电极和金属化电极的半导体器件 - Google Patents
带有铝电极和金属化电极的半导体器件 Download PDFInfo
- Publication number
- CN1763941A CN1763941A CNA2005101141402A CN200510114140A CN1763941A CN 1763941 A CN1763941 A CN 1763941A CN A2005101141402 A CNA2005101141402 A CN A2005101141402A CN 200510114140 A CN200510114140 A CN 200510114140A CN 1763941 A CN1763941 A CN 1763941A
- Authority
- CN
- China
- Prior art keywords
- electrode
- aluminium electrode
- recess
- aluminium
- metallic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 229910052782 aluminium Inorganic materials 0.000 title claims abstract description 131
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 title claims abstract description 124
- 239000004065 semiconductor Substances 0.000 title claims abstract description 25
- 239000000758 substrate Substances 0.000 claims abstract description 18
- 239000004411 aluminium Substances 0.000 claims description 122
- 229910000679 solder Inorganic materials 0.000 claims description 45
- 238000000034 method Methods 0.000 claims description 39
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 33
- 238000005530 etching Methods 0.000 claims description 25
- 239000010931 gold Substances 0.000 claims description 21
- 229910052759 nickel Inorganic materials 0.000 claims description 14
- 229910052737 gold Inorganic materials 0.000 claims description 12
- 239000008187 granular material Substances 0.000 claims description 12
- 239000002245 particle Substances 0.000 claims description 12
- 239000011248 coating agent Substances 0.000 claims description 11
- 238000000576 coating method Methods 0.000 claims description 11
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 claims description 8
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 8
- 238000007747 plating Methods 0.000 claims description 8
- 229910052751 metal Inorganic materials 0.000 claims description 6
- 239000002184 metal Substances 0.000 claims description 6
- 239000000126 substance Substances 0.000 claims description 4
- 229910018125 Al-Si Inorganic materials 0.000 claims description 2
- 229910018520 Al—Si Inorganic materials 0.000 claims description 2
- 229910018594 Si-Cu Inorganic materials 0.000 claims description 2
- 229910008465 Si—Cu Inorganic materials 0.000 claims description 2
- 239000000463 material Substances 0.000 claims description 2
- 238000009792 diffusion process Methods 0.000 description 24
- 239000011347 resin Substances 0.000 description 11
- 229920005989 resin Polymers 0.000 description 11
- 230000008569 process Effects 0.000 description 10
- 238000003466 welding Methods 0.000 description 10
- 230000007547 defect Effects 0.000 description 8
- 150000001398 aluminium Chemical class 0.000 description 7
- 238000004544 sputter deposition Methods 0.000 description 6
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 5
- 150000002815 nickel Chemical class 0.000 description 5
- 238000005240 physical vapour deposition Methods 0.000 description 5
- 238000005137 deposition process Methods 0.000 description 4
- 230000003292 diminished effect Effects 0.000 description 4
- 238000007772 electroless plating Methods 0.000 description 3
- 150000002343 gold Chemical class 0.000 description 3
- 239000010936 titanium Substances 0.000 description 3
- 229910018100 Ni-Sn Inorganic materials 0.000 description 2
- 229910018532 Ni—Sn Inorganic materials 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 238000000151 deposition Methods 0.000 description 2
- 230000008021 deposition Effects 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- 238000001259 photo etching Methods 0.000 description 2
- 238000007789 sealing Methods 0.000 description 2
- 238000004528 spin coating Methods 0.000 description 2
- 229910017944 Ag—Cu Inorganic materials 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910003271 Ni-Fe Inorganic materials 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 229910008996 Sn—Ni—Cu Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 230000037361 pathway Effects 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 239000009719 polyimide resin Substances 0.000 description 1
- 238000007493 shaping process Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 230000035882 stress Effects 0.000 description 1
- 230000008646 thermal stress Effects 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/043—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body
- H01L23/051—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having a conductive base as a mounting as well as a lead for the semiconductor body another lead being formed by a cover plate parallel to the base plate, e.g. sandwich type
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
- H01L2224/05557—Shape in side view comprising protrusions or indentations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
- H01L2224/05558—Shape in side view conformal layer on a patterned surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48617—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48624—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
- H01L2224/487—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48717—Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48724—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83194—Lateral distribution of the layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
- H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
- H01L23/24—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01068—Erbium [Er]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0133—Ternary Alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/157—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2924/15738—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950 C and less than 1550 C
- H01L2924/15747—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Wire Bonding (AREA)
Abstract
一种半导体器件包括:半导体基片(1);布置在所述基片(1)的表面上的铝电极(11);布置在铝电极(11)上并且具有开孔(12a)的保护膜(12);和透过保护膜(12)的开孔(12a)而布置在铝电极(11)的表面上的金属化电极(13)。所述铝电极(11)的表面包括凹部(11a)。所述凹部(11a)具有开口侧和底部侧,底部侧比开口侧宽。在这种器件中,金属化电极(13)的凹部和凸部变小了。
Description
技术领域
本发明涉及一种带有铝电极和金属化电极的半导体器件。
背景技术
半导体器件具有半导体基片和形成在该半导体基片一个面上的铝电极。例如,在与美国专利No.6693350等对应的日本专利公开文本No.2002-110893以及与美国专利公开文本No.2003-0022464A1对应的日本专利公开文本No.2003-110064中公开了这种器件。散热器等被焊接在铝电极上。
在这种器件中,通过使用在日本专利公开文本No.S63-305532公开的凸块电极(bump electrode)方法,在布置在半导体基片一个面上的铝电极上形成保护膜。然后,在保护膜内形成开孔。在透过保护膜的开孔而暴露出来的铝电极的表面上形成用于焊接或用于接合线的金属化电极。
该金属化电极由化学镀Ni/Au镀膜制成或者是由通过物理气相沉积方法(即PVD方法)沉积的Ni/Au膜制成。该Ni/Au镀膜由在铝电极表面形成的镍镀膜以及该镍镀膜上的金镀膜构成。
这里,当该金属化电极是通过使用镀法(plating method)或类似方法而形成在铝电极上时,在形成金属化电极之前要用湿蚀刻法将铝电极表面上的氧化膜去除。这样就改善了金属化电极的沉积特性。
一般而言,在该半导体基片的一个面上形成有中间层绝缘膜。铝电极覆盖在该绝缘膜上。该铝电极具有与图形化绝缘膜的形状相对应的凸部和凹部。从而,金属化电极的表面也具有凹部和凸部。当在该金属化电极上形成焊料层时,焊接过程中的热量会形成焊料扩散层。该焊料扩散层是通过金属化电极和焊料层的互相扩散而形成的。
金属化电极中的颗粒尺寸越大,焊料层的扩散速度就越大。因此,金属化电极表面上的凹部和凸部最好是小的。当焊料扩散层的厚度大到使得该焊料扩散层接近铝电极时,该焊料层会从铝电极上脱落。
而且,当将接合线接合到金属化电极上时,接合线和金属化电极之间的接合强度变小。而且,当金属化电极上的凹部和凸部是大的时,金属化电极和中间层绝缘膜之间的距离就变小了。结果是,金属化电极会接触到该中间层绝缘膜,以致会出现诸如Vt故障的电气故障。
特别地,当将金属散热器焊接在金属化电极上时,金属散热器和金属化电极之间的接合强度的耐久性变短。这是因为焊料层60中的锡由于热过程而快速扩散到金属化电极内。
上述问题不仅是在金属化电极是由镀膜制成的情况下出现,而且也在金属化电极是由PVD膜制成的情况下出现。
发明内容
考虑到上述问题,本发明的目的是提供一种具有铝电极和金属化电极的半导体器件。
一种半导体器件包括:半导体基片;布置在所述基片的表面上的铝电极;布置在铝电极上并且具有开孔的保护膜;和透过保护膜的开孔而布置在铝电极的表面上的金属化电极。所述铝电极的表面包括凹部。所述凹部具有开口侧和底部侧,底部侧比开口侧宽。
防止形成在铝电极上的金属化电极透入铝电极的凹部内,因此金属化电极的凹部和凸部就变小了。这样就改善了铝电极的接合性能。而且减少了器件的电气故障。
可选择地,所述凹部可以以这样的方式提供,即蚀刻铝电极的表面,以便将金属化电极层叠在铝电极的被蚀刻表面上,并且所述金属化电极是能在金属化电极的表面上进行焊接或线接合(wire bonding)的。
可选择地,所述凹部的底部侧以这样的方式提供,即蚀刻铝电极中的铝颗粒的内部。而且,所述凹部的开口侧以这样的方式提供,即蚀刻铝电极中的铝颗粒的颗粒边界。
附图说明
参考附图,从下文的详细描述将会明显看出本发明的上述及其它目的、特征和优点。附图中:
图1是示出了本发明第一实施例的半导体器件的横截面图;
图2A是示出了第一实施例的器件的发射极的局部放大横截面图;
图2B是示出了图2A所示器件中铝电极和金属化电极的交界面的局部放大横截面图;
图3A~图3C是解释在第一实施例的器件中形成发射极和门极的方法的局部放大横截面图;
图4的图示出了在第一实施例的器件中距离与焊接缺陷率之间的关系;
图5的图示出了在第一实施例的器件中距离与Vt缺陷率之间的关系;
图6是示出在本发明第二实施例的半导体器件中铝电极和金属化电极的层叠结构的的局部放大横截面图;
图7A~图7C是作为第一实施例的比较来解释形成金属化电极的方法的局部放大横截面图。
具体实施方式
(第一实施例)
发明人已初步研究了金属化电极和焊料层之间的接合。图7A~图7C中示出了用Ni/Au镀法在铝电极上形成金属化电极的示例方法。中间层绝缘膜4形成在半导体基片1的一个面上。该绝缘膜4是图形化的并且在门极和发射极之间电绝缘。通过使用溅射法或气相沉积法将铝电极11沉积在基片1的该一个面上,以覆盖该绝缘膜4。
如图7A所示,该铝电极11具有与绝缘膜4相对应的凸部和凹部。然后,通过蚀刻该铝电极11的表面,将形成在铝电极11上的氧化膜去除。如图7B所示,金属化电极13形成在铝电极11上。该金属化电极13包括镍镀层13a和金镀层13b,它们以此顺序层叠在铝电极11上。
在去除了铝电极11上的氧化膜的情况下,当铝电极表面的蚀刻量变大时,则铝电极11表面上的凹部和凸部也变得更大了。这样就在金属化电极13的表面上形成了凹部和凸部。
如图7C所示,当在具有大的凹部和凸部的金属化电极13表面上形成焊料层60时,焊料扩散层60a的厚度也变得更大了。该焊料扩散层60a是通过焊接过程中的热量形成的。这种焊料扩散层60a是通过金属化电极13和焊料层60之间的互相扩散而形成的。当该金属化电极13是由Ni/Au镀层制成时,该焊料扩散层60a是由金属化电极13中的镍和焊料层60中的锡的混合物制成。
当金属化电极13的颗粒尺寸变得更大时,焊料层60的扩散速度也变得更大。因此,金属化电极13表面上的凹部和凸部最好是小的。当焊料扩散层60a的厚度变大到使得该焊料扩散层60a接近铝电极11时,该焊料层60会从铝电极11上脱落。
而且,当将接合线接合到具有大的凹部和凸部的金属化电极13上时,接合线和金属化电极13之间的接合强度变小。而且,当金属化电极13上的凹部和凸部是大的时,金属化电极13和中间层绝缘膜4之间的间距就变小了。结果是,金属化电极13会接触到该中间层绝缘膜4,以致会出现诸如Vt故障的的电气故障。
特别地,当将金属散热器焊接在金属化电极13上时,金属散热器和金属化电极13之间的接合强度的耐久性变短。这是因为焊料层60中的锡由于热过程而快速扩散到该金属化电极内。
考虑到上述因素,制造出了按照本发明第一实施例的半导体器件100,如图1所示。图2A示出了发射极2的周围,而图2B示出了铝电极11和金属化电极13之间的交界面。
该器件100包括半导体片10、散热器20、30、40和树脂模50。该片10包括IGBT(即绝缘门极双极性晶体管)。该片10通过焊料层60被散热器20、30、40夹住。树脂模50密封住该片10。这种结构被定义为双面焊接模结构。
该片10包括诸如硅基片的半导体基片1。基片1的厚度等于或小于250μm。该片10亦即基片1包括前表面1a和后表面1b。前表面1a是器件成形表面,而后表面1b与前表面1a相对。在图1中,前表面1a布置在片10的上侧,而后表面1b布置在片10的下侧。
发射极2和门极3形成在片10的前表面1a上,而集电极5形成在片10的后表面1b上。第一散热器20通过焊料层60接合至发射极2。第二散热器30通过焊料层60接合至第一散热器20。
接合线70连接至门极3,使得该门极3通过接合线70电连接至引线80。用于连接到外部电路的引线80布置在片10的周边上。
第三散热器40通过焊料层60接合到集电极5上。该焊料层60是由无铅焊料制成,诸如Sn-Ag-Cu焊料和Sn-Ni-Cu焊料。
散热器20、30、40是由具有良导热性的材料制成,例如铜。该接合线70是由铝或金制成。该接合线70通过传统的线接合法(wirebonding method)接合到门极3上。
图2A和2B中示出了发射极2的详细结构。门极3的详细结构差不多与发射极2相同。虽然发射极2是接合到焊料层60上,而门极3是接合到接合线70上。
如图2A所示,铝制的铝电极11形成在基片1的前表面1a上。该铝电极11是用诸如溅射法和气相沉积法的PVD方法形成的铝膜。铝电极11的厚度例如是1μm。特别地,该铝电极是由纯铝、Al-Si或Al-Si-Cu制成。
中间层绝缘膜4形成在半导体基片1的前表面1a上。该绝缘膜4是图形化的并且在门极和发射极之间电绝缘。该铝电极11布置在基片1的前表面1a上,以覆盖住该中间层绝缘膜4。
用湿蚀刻法蚀刻铝电极11的表面,以去除形成在铝电极11上的氧化膜。在这种蚀刻过程中,在铝电极11的表面上形成凹部11a,如图2B所示。
由于颗粒边界位于绝缘膜4之间,因此该凹部11a也形成在绝缘膜4之间。这是因为在沉积铝电极11的时候,容易从绝缘膜4的顶部形成并生长出颗粒来。特别地,颗粒容易从绝缘膜4的拐角处形成。
在蚀刻铝电极11的表面时,铝电极11中具有低的膜密度的部分比具有高的膜密度的部分更容易被蚀刻掉。因此,在蚀刻过程之后,该凹部11a容易形成在绝缘膜4之间的铝电极11的表面上。铝电极11的凹部11a具有这样的形状,即其底部侧比凹部11a的开口侧更宽。特别地,凹部的开口侧具有定义为W1的尺寸,而凹部11a的底部侧具有另一个定义为W2的尺寸。该尺寸W1小于尺寸W2。
该凹部11a的上述形状以这样的方式实现,即在凹部11a的底部上蚀刻铝电极11中铝颗粒的内部,该内部不是铝电极11中铝的颗粒边界,使得凹部11a的底部宽于凹部11a的开口。在这里,蚀刻铝电极11中铝颗粒的颗粒边界而形成凹部11a的开口。
用显微镜观察凹部11a的横截面。沿着在铝电极11的厚度方向上延伸的颗粒边界蚀刻该凹部11a的开口侧。在该边界的中间处,沿着横向方向也就是铝电极11的表面方向蚀刻该铝电极11,以便蚀刻的是颗粒内部而不是颗粒边界。这样,该凹部11a的底部就变得更宽了。
传统地,是沿着在铝电极的厚度方向上延伸的颗粒边界对铝电极进行蚀刻。所以,该凹部变得更深,以致于铝电极上的凹部和凸部变得更大。
然而,在本实施例中,是对该凹部11a的底部侧上的铝电极11中的颗粒内部进行蚀刻,所以该凹部11a是比较浅的。这样,铝电极11的凹部和凸部就变得更小了。通过控制蚀刻条件诸如蚀刻剂的组成和蚀刻温度来形成这种凹部11a。
在图2B中,铝电极11的凹部11a的底部与绝缘膜4的拐角4a之间的距离W3等于或大于0.5μm。优选地,该距离W3等于或大于0.9μm。
如图2A所示,电绝缘材料制成的保护膜12形成在铝电极11上。该保护膜12例如是由聚酰亚胺树脂制成。该保护膜12通过旋涂法形成。
在保护膜12上形成开孔12a,使得铝电极11的表面从保护膜12中暴露出来。该开孔例如是通过蚀刻过程连同光刻法形成的。透过开孔12a而暴露出来的铝电极11表面具有该凹部11a。该金属化电极13形成在铝电极11上。发射极2上的金属化电极13用于焊接,而门极3上的金属化电极用于线接合。
该金属化电极13用镀法形成,并且是由Ni/Au层叠镀膜、Cu镀膜或Ni-Fe合金镀膜等制成。在本实施例中,该金属化电极13是由化学镀Ni/Au镀膜制成,它包括镍镀层13a和金镀层13b。该镍镀层13a通过化学镀方法形成在铝电极11的表面上,而金镀层13b通过化学镀方法形成在该镍镀层13a上。因此,该金属化电极13是由层叠的膜形成的。相比于现有技术,该金属化电极13的凹部和凸部变得更小了。
该镍镀层13a的厚度在3μm至7μm的范围内。该金镀层13b的厚度在0.04μm至0.2μm的范围内。在本实施例中,该镍镀层13a的厚度为5μm,而该金镀层13b的厚度为0.1μm。
该金属化电极13用无铅焊料制成的焊料层60接合到第一金属散热器20上。这样,铝电极11通过金属化电极13接合到焊料层60。片10上的发射极2和门极3由铝电极11和金属化电极13的层叠膜制成。形成发射极2和门极3的方法如下所述。
首先,如图3A所示,铝电极11通过诸如溅射法和气相沉积法的PVD方法形成在基片1的前表面12a上。在这里,铝电极11的表面可以光滑地形成。通过控制沉积条件,可以光滑地形成铝电极11的表面。这样,在蚀刻铝电极11的表面之后,铝电极11表面的凹部和凸部变得更小了。相应地,布置在铝电极11上的金属化电极13的凹部和凸部也变得更小了。
然后,通过旋涂法或类似方法在铝电极11上形成保护膜12。通过光刻法或类似方法在保护膜12中形成开孔12a。用铝蚀刻剂通过湿蚀刻法对透过保护膜12的开孔12a而暴露出来的铝电极11的表面进行蚀刻。在这个蚀刻过程中,去除了铝电极11表面上的氧化膜。这样就形成了凹部11a,并且清洁了铝电极的表面。
接下来,如图3B所示,在带有凹部11a的铝电极11的表面上形成金属化电极13。该金属化电极13是通过化学镀方法由化学镀Ni/Au镀膜形成的。这样就形成了发射极2和门极3,其中每一个都包括铝电极11和金属化电极13。
接下来,如图3C所示,金属化电极13通过焊料层60接合到第一散热器20上。在焊接之后,焊料扩散层60a形成在焊料层60和金属化电极13之间。该金镀层13b基本上就消失了。该焊料扩散层是由Ni-Sn扩散层制成,该Ni-Sn扩散层由锡和镍形成。
在这里,通过溅射法或类似方法,将集电极4形成在基片1的几乎整个后表面1b上。用焊料层60将该集电极4接合到第三散热器40上。该集电极4例如是由Ti/Ni/Au膜制成。特别地,通过溅射法或类似方法,以Ti层、Ni层和Au层这样的顺序形成在基片1的后表面1b上。
该树脂模50成形在第二散热器30和第三散热器40之间,使得第二和第三散热器30、40之间的部件都被该树脂模50密封。引线80用树脂模50密封。特别地,引线80和接合线70之间的连接部使用树脂模50密封的。该树脂模50例如是由传统的成形树脂(molding resin)如环氧树脂制成,它适用于电子设备。该树脂模50是使用模具而通过传递模塑法等方法形成的。
这样就完成了器件100。在该器件100中,在片10中产生的热量通过具有良导热性的焊料层60被传输到散热器20、30、40,使得该热量被辐射到器件100的外部。这样,热量从片10的两个面1a、1b辐射出来。而且,每个散热器20、30、40都充当了连接至该片10的电通路。特别地,片10的发射极2通过第一和第二散热器20、30电连接至外部电路。片10的集电极4通过第三散热器40电连接至外部电路。
接下来,该器件100的装配方法如下文所述。准备好具有电极2、3、4的片100。然后,将焊料装在每个电极2~4上。通过焊料层60将第一和第三散热器20、40接合到片10上。用线接合方法将门极3和引线80通过接合线70电连接。然后,通过焊料层60将第二散热器30接合到第一散热器20的外部。然后,形成树脂模50,从而完成该器件100。
在该器件100中,形成在铝电极11表面上的凹部11a具有比凹部11a的底部侧狭窄的开口侧。相应地,金属化电极13不容易透入该凹部11a,所以金属化电极13的凹部和凸部就变小了。这样就改善了铝电极11的接合强度。而且,改善了铝电极11的电连接。
由于金属化电极13的凹部和凸部是小的,所以在金属化电极13上形成焊料层60时就限制了焊料扩散层60a的生长。这样就改善了铝电极11的接合性能。在这里,由于金属化电极13中的颗粒边界是小的,所以扩散速率也是小的;并因而,焊料扩散层60a就变薄了。这样就改善了发射极2和焊料层60之间的接合性能。而且,由于金属化电极13的凹部和凸部是小的,所以改善了门极3和接合线70之间的接合性能。
铝电极11的凹部11a的形状形成为这样,即对于那些不是颗粒边界而是处于凹部11a的底部侧上的铝电极中的铝颗粒的内部进行蚀刻。这样,凹部11a的底部侧就变得比凹部11a的开口侧宽。而且,凹部11a变得更浅了,也就是说凹部11a的深度变得更小了。这样,铝电极11的蚀刻量就可以最小化,使得铝电极的凹部和凸部变小。此外,当凹部11a是浅的时候,凹部11a的底部(对应于金属化电极13a的底部)与绝缘膜4之间的距离W3就变大了。这样就防止出现诸如Vt故障的电气故障。在这里,是刻蚀铝电极11中的铝颗粒边界而形成凹部11a的开口部的。
凹部11a的底部和绝缘膜4之间的距离W3优选等于或大于0.5μm。更优选地,该距离W3等于或大于0.9μm。其原因如下文所述。
图4示出了距离W3和和焊接缺陷率之间的关系。图5示出了距离W3与Vt缺陷率之间的关系。在这里,焊接缺陷率表示:对于器件100,在将铝电极11与焊料层60焊接时,焊接热量将铝电极11从焊料层60分离的百分率。Vt缺陷率表示器件100具有反常Vt特性的百分率。
当距离W3等于或大于0.5μm时,焊接缺陷率变得很小。这样,在这种情况下,在焊接铝电极11时就限制了由焊料扩散层60a造成的接合故障。当距离W3等于或大于0.9μm时,Vt缺陷率变得很小。
焊料层60是由无铅焊料制成。该无铅焊料不包括铅。因此,使用无铅焊料有助于环保。但是,由于无铅焊料比传统的铅焊料更硬,因此施加到金属化电极13上的应力也变大了。而且,由于无铅焊料中的锡含量大,因此在焊接铝电极11时容易形成焊料扩散层60a。因此,当焊料层60时由无铅焊料制成时,在传统的半导体器件中,铝电极容易从金属化电极上脱落。另一方面,在按照该第一实施例的器件100中,改善了铝电极11和金属化电极13之间的接合强度,使得铝电极11不会从金属化电极13上脱落。
该金属化电极13通过焊料层60接合到第一散热器20。也改善了第一散热器20和金属化电极13之间的接合强度。
进一步,基片1的厚度等于或小于250μm。当基片1的厚度大时,在铝电极是被焊接的情况下,热应力也变得更大。为了控制焊料层60的扩散,将基片1的厚度设定为等于或小于250μm。
尽管器件100具有双面焊接模结构,但是器件100也可以是其它类型的器件,只要是该器件包括半导体基片1、布置在基片1上的铝电极11、布置在铝电极11上并且具有开孔12a的保护膜12、以及布置在透过开孔12a而暴露出来的铝电极表面上的金属化电极13。
(第二实施例)
图6示出了按照本发明第二实施例的半导体器件。具体地,图6示出了铝电极11和金属化电极13的层叠结构。用诸如溅射法和气相沉积法的PVD方法形成金属化电极13。该金属化电极13的厚度例如包括0.2μm厚的钛层13c、0.5μm厚的镍层13d和0.1μm厚的金层13e。
该第二实施例具有与第一实施例相同的优点。具体地,布置在铝电极11上的金属化电极13的凹部和凸部更小,以便改善铝电极11的接合强度。而且减少了器件的电气故障。
虽然本发明是参考其优选实施例来描述的,但是应当理解,本发明不限于这些优选实施例和结构。本发明意欲覆盖各种变型和等价方案。此外,尽管这些各种组合和构造是优选的,但是包括更多、更少或仅为单个元件的其它组合和构造也在本发明的精神和范围内。
Claims (13)
1.一种半导体器件,包括:
半导体基片(1);
布置在所述基片(1)的表面上的铝电极(11);
布置在铝电极(11)上并且具有开孔(12a)的保护膜(12);和
透过保护膜(12)的开孔(12a)而布置在铝电极(11)的表面上的金属化电极(13),其中
所述铝电极(11)的表面包括凹部(11a),并且
所述凹部(11a)具有开口侧和底部侧,底部侧比开口侧宽。
2.根据权利要求1所述的器件,其中
所述凹部(11a)以这样的方式提供,即蚀刻铝电极(11)的表面,以便将金属化电极(13)层叠在铝电极(11)的被蚀刻表面上,并且
所述金属化电极(13)是能在金属化电极(13)的表面上进行焊接或线接合的。
3.根据权利要求2所述的器件,其中
所述凹部(11a)的底部侧以这样的方式提供,即蚀刻铝电极(11)中的铝颗粒的内部。
4.根据权利要求2所述的器件,其中
所述凹部(11a)的开口侧以这样的方式提供,即蚀刻铝电极(11)中的铝颗粒的颗粒边界。
5.根据权利要求1~4中任一项所述的器件,还包括:
布置在基片(1)的表面上的中间层绝缘膜(4),其中
所述中间层绝缘膜(4)具有预定的图案,
所述铝电极(11)覆盖所述中间层绝缘膜(4),
所述铝电极(11)的凹部(11a)的底部与中间层绝缘膜(4)之间的距离等于或大于0.5μm。
6.根据权利要求5所述的器件,其中
所述凹部(11a)的底部与中间层绝缘膜(4)之间的距离等于或大于0.9μm。
7.根据权利要求1~4中任一项所述的器件,其中
制造所述铝电极(11)的材料选自纯铝、Al-Si和Al-Si-Cu。
8.根据权利要求1~4中任一项所述的器件,其中
所述金属化电极(13)包括镍镀层(13a)和金镀层(13b),所述镍镀层(13a)和金镀层(13b)以此顺序层叠在铝电极(11)的表面上。
9.根据权利要求8所述的器件,其中
所述镍镀层(13a)和所述金镀层(13b)是通过化学镀方法提供的。
10.根据权利要求1~4中任一项所述的器件,其中
所述金属化电极(13)是通过物理气相沉积方法提供的。
11.根据权利要求1~4中任一项所述的器件,其中
所述金属化电极(13)能用无铅焊料进行焊接。
12.根据权利要求1~4中任一项所述的器件,其中
所述金属化电极(13)通过焊料层(60)连接至金属散热器(20)。
13.根据权利要求1~4中任一项所述的器件,其中
所述基片(1)具有等于或小于250μm的厚度。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004302915 | 2004-10-18 | ||
JP2004302915A JP4604641B2 (ja) | 2004-10-18 | 2004-10-18 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1763941A true CN1763941A (zh) | 2006-04-26 |
CN100481425C CN100481425C (zh) | 2009-04-22 |
Family
ID=36120820
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB2005101141402A Expired - Fee Related CN100481425C (zh) | 2004-10-18 | 2005-10-18 | 带有铝电极和金属化电极的半导体器件 |
Country Status (4)
Country | Link |
---|---|
US (1) | US20060081996A1 (zh) |
JP (1) | JP4604641B2 (zh) |
CN (1) | CN100481425C (zh) |
DE (1) | DE102005049575A1 (zh) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2010060286A1 (zh) * | 2008-11-03 | 2010-06-03 | 巨擘科技股份有限公司 | 多层基板的导孔结构及其制造方法 |
US9107315B2 (en) | 2008-10-31 | 2015-08-11 | Princo Middle East Fze | Via structure in multi-layer substrate |
CN104928625A (zh) * | 2015-05-22 | 2015-09-23 | 沈阳富创精密设备有限公司 | 一种pvd制备半导体装备用抗高温蠕变接地基片的方法 |
CN109314500A (zh) * | 2016-06-09 | 2019-02-05 | 株式会社村田制作所 | 弹性波装置 |
CN111682005A (zh) * | 2019-03-11 | 2020-09-18 | 株式会社东芝 | 半导体装置及其制造方法 |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5331322B2 (ja) * | 2007-09-20 | 2013-10-30 | 株式会社日立製作所 | 半導体装置 |
JP6249933B2 (ja) * | 2014-12-10 | 2017-12-20 | 三菱電機株式会社 | 半導体素子、半導体装置および半導体素子の製造方法 |
JP6607771B2 (ja) * | 2015-12-03 | 2019-11-20 | ローム株式会社 | 半導体装置 |
JP6897141B2 (ja) * | 2017-02-15 | 2021-06-30 | 株式会社デンソー | 半導体装置とその製造方法 |
US10804217B2 (en) | 2018-08-10 | 2020-10-13 | STATS ChipPAC Pte. Ltd. | EMI shielding for flip chip package with exposed die backside |
US11355452B2 (en) * | 2018-08-10 | 2022-06-07 | STATS ChipPAC Pte. Ltd. | EMI shielding for flip chip package with exposed die backside |
WO2020144790A1 (ja) * | 2019-01-10 | 2020-07-16 | 三菱電機株式会社 | 電力用半導体装置 |
DE112020007026T5 (de) * | 2020-04-06 | 2023-01-19 | Mitsubishi Electric Corporation | Halbleitereinheit und verfahren zur herstellung einer halbleitereinheit |
JP7313559B2 (ja) * | 2020-06-03 | 2023-07-24 | 三菱電機株式会社 | 半導体素子および半導体素子の製造方法 |
EP4280273A1 (en) * | 2022-05-19 | 2023-11-22 | Mitsubishi Electric R&D Centre Europe B.V. | Semiconductor chip comprising structured metallization with increased reliability, and manufacturing method |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS55138874A (en) * | 1979-04-18 | 1980-10-30 | Fujitsu Ltd | Semiconductor device and method of fabricating the same |
JPH01201934A (ja) * | 1988-02-08 | 1989-08-14 | Mitsubishi Electric Corp | ワイヤボンディング方法及びキャピラリチップ |
JPH0418441U (zh) * | 1990-06-01 | 1992-02-17 | ||
JPH04258145A (ja) * | 1991-02-13 | 1992-09-14 | Toshiba Corp | 半導体装置 |
JP2916326B2 (ja) * | 1992-06-11 | 1999-07-05 | 三菱電機株式会社 | 半導体装置のパッド構造 |
US6022792A (en) * | 1996-03-13 | 2000-02-08 | Seiko Instruments, Inc. | Semiconductor dicing and assembling method |
JPH09324298A (ja) * | 1996-06-03 | 1997-12-16 | Sankyo Mekki Kogyo:Kk | Al又はAl合金の表面処理方法 |
JPH11214421A (ja) * | 1997-10-13 | 1999-08-06 | Matsushita Electric Ind Co Ltd | 半導体素子の電極形成方法 |
JP3398609B2 (ja) * | 1998-11-30 | 2003-04-21 | シャープ株式会社 | 半導体装置 |
JP3800298B2 (ja) * | 1999-11-19 | 2006-07-26 | セイコーエプソン株式会社 | バンプの形成方法及び半導体装置の製造方法 |
US6693350B2 (en) * | 1999-11-24 | 2004-02-17 | Denso Corporation | Semiconductor device having radiation structure and method for manufacturing semiconductor device having radiation structure |
JP3630070B2 (ja) * | 2000-03-30 | 2005-03-16 | 株式会社デンソー | 半導体チップおよび半導体装置 |
US6703707B1 (en) * | 1999-11-24 | 2004-03-09 | Denso Corporation | Semiconductor device having radiation structure |
JP2002093837A (ja) * | 2000-09-13 | 2002-03-29 | Seiko Epson Corp | 半導体装置の製造方法 |
US6727593B2 (en) * | 2001-03-01 | 2004-04-27 | Kabushiki Kaisha Toshiba | Semiconductor device with improved bonding |
JP4994535B2 (ja) * | 2001-03-05 | 2012-08-08 | リンテック株式会社 | ハードコートフィルム |
US7145254B2 (en) * | 2001-07-26 | 2006-12-05 | Denso Corporation | Transfer-molded power device and method for manufacturing transfer-molded power device |
JP2003110064A (ja) * | 2001-07-26 | 2003-04-11 | Denso Corp | 半導体装置 |
JP3656744B2 (ja) * | 2001-11-21 | 2005-06-08 | 株式会社デンソー | 半導体装置 |
JP3949505B2 (ja) * | 2002-04-26 | 2007-07-25 | シャープ株式会社 | 接続端子及びその製造方法並びに半導体装置及びその製造方法 |
JP2004128264A (ja) * | 2002-10-03 | 2004-04-22 | Toyota Industries Corp | 半導体モジュールおよび板状リード |
JP3661695B2 (ja) * | 2003-07-11 | 2005-06-15 | 株式会社デンソー | 半導体装置 |
US7213329B2 (en) * | 2004-08-14 | 2007-05-08 | Samsung Electronics, Co., Ltd. | Method of forming a solder ball on a board and the board |
-
2004
- 2004-10-18 JP JP2004302915A patent/JP4604641B2/ja not_active Expired - Fee Related
-
2005
- 2005-10-13 US US11/248,262 patent/US20060081996A1/en not_active Abandoned
- 2005-10-17 DE DE102005049575A patent/DE102005049575A1/de not_active Ceased
- 2005-10-18 CN CNB2005101141402A patent/CN100481425C/zh not_active Expired - Fee Related
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9107315B2 (en) | 2008-10-31 | 2015-08-11 | Princo Middle East Fze | Via structure in multi-layer substrate |
WO2010060286A1 (zh) * | 2008-11-03 | 2010-06-03 | 巨擘科技股份有限公司 | 多层基板的导孔结构及其制造方法 |
CN104928625A (zh) * | 2015-05-22 | 2015-09-23 | 沈阳富创精密设备有限公司 | 一种pvd制备半导体装备用抗高温蠕变接地基片的方法 |
CN104928625B (zh) * | 2015-05-22 | 2017-06-16 | 沈阳富创精密设备有限公司 | 一种pvd制备半导体装备用抗高温蠕变接地基片的方法 |
CN109314500A (zh) * | 2016-06-09 | 2019-02-05 | 株式会社村田制作所 | 弹性波装置 |
CN111682005A (zh) * | 2019-03-11 | 2020-09-18 | 株式会社东芝 | 半导体装置及其制造方法 |
CN111682005B (zh) * | 2019-03-11 | 2023-10-27 | 株式会社东芝 | 半导体装置及其制造方法 |
Also Published As
Publication number | Publication date |
---|---|
DE102005049575A1 (de) | 2006-04-20 |
US20060081996A1 (en) | 2006-04-20 |
JP4604641B2 (ja) | 2011-01-05 |
JP2006114827A (ja) | 2006-04-27 |
CN100481425C (zh) | 2009-04-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1763941A (zh) | 带有铝电极和金属化电极的半导体器件 | |
CN1097313C (zh) | 引线框架的制造方法 | |
CN1269199C (zh) | 倒装片型半导体器件及其制造方法 | |
US8921996B2 (en) | Power module substrate, power module, and method for manufacturing power module substrate | |
US9111782B2 (en) | Solderless die attach to a direct bonded aluminum substrate | |
KR102272865B1 (ko) | 접합체, 히트 싱크가 부착된 파워 모듈용 기판, 히트 싱크, 접합체의 제조 방법, 히트 싱크가 부착된 파워 모듈용 기판의 제조 방법, 및 히트 싱크의 제조 방법 | |
CN1643691A (zh) | 含侧向电气连接的半导体管芯的半导体管芯封装 | |
US6576539B1 (en) | Semiconductor chip assembly with interlocked conductive trace | |
CN1577813A (zh) | 电路模块及其制造方法 | |
CN1622304A (zh) | 倒装芯片接合方法和用于柱型凸起的衬底分层金属架构 | |
CN1574338A (zh) | 半导体器件 | |
CN107112316A (zh) | 半导体模块 | |
CN1260591A (zh) | 半导体封装及其制造方法 | |
CN101047158A (zh) | 半导体器件及其制造方法 | |
CN1172350A (zh) | 半导体器件及其制造方法 | |
KR102330134B1 (ko) | 접합체의 제조 방법, 파워 모듈용 기판의 제조 방법 | |
CN1377219A (zh) | 电路装置的制造方法 | |
CN1702880A (zh) | 半导体发光二极管(led)通孔倒扣焊芯片及生产工艺 | |
KR20170046649A (ko) | 접합체, 히트 싱크가 부착된 파워 모듈용 기판, 히트 싱크, 접합체의 제조 방법, 히트 싱크가 부착된 파워 모듈용 기판의 제조 방법, 및 히트 싱크의 제조 방법 | |
CN1299518A (zh) | 半导体封装及其倒装芯片接合法 | |
CN1193417C (zh) | 电路装置的制造方法 | |
CN1855450A (zh) | 高散热性的半导体封装件及其制法 | |
WO2006126525A1 (ja) | Cu-Mo基板およびその製造方法 | |
CN206639791U (zh) | 芯片封装器件 | |
CN2662455Y (zh) | 电气封装体 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20090422 Termination date: 20211018 |