CN1344079A - 输出缓冲器电路 - Google Patents
输出缓冲器电路 Download PDFInfo
- Publication number
- CN1344079A CN1344079A CN01142218A CN01142218A CN1344079A CN 1344079 A CN1344079 A CN 1344079A CN 01142218 A CN01142218 A CN 01142218A CN 01142218 A CN01142218 A CN 01142218A CN 1344079 A CN1344079 A CN 1344079A
- Authority
- CN
- China
- Prior art keywords
- effect transistor
- slot field
- output
- buffer
- electrically connected
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000872 buffer Substances 0.000 title claims abstract description 181
- 230000005540 biological transmission Effects 0.000 claims abstract description 59
- 230000005669 field effect Effects 0.000 claims description 157
- 238000012360 testing method Methods 0.000 claims description 8
- 238000010586 diagram Methods 0.000 description 9
- 239000004065 semiconductor Substances 0.000 description 8
- 101000800312 Homo sapiens TERF1-interacting nuclear factor 2 Proteins 0.000 description 7
- 102100033085 TERF1-interacting nuclear factor 2 Human genes 0.000 description 7
- GOLXNESZZPUPJE-UHFFFAOYSA-N spiromesifen Chemical compound CC1=CC(C)=CC(C)=C1C(C(O1)=O)=C(OC(=O)CC(C)(C)C)C11CCCC1 GOLXNESZZPUPJE-UHFFFAOYSA-N 0.000 description 6
- 101000663006 Homo sapiens Poly [ADP-ribose] polymerase tankyrase-1 Proteins 0.000 description 5
- 102100037664 Poly [ADP-ribose] polymerase tankyrase-1 Human genes 0.000 description 5
- 230000008859 change Effects 0.000 description 5
- 101100508840 Daucus carota INV3 gene Proteins 0.000 description 4
- 101150110971 CIN7 gene Proteins 0.000 description 3
- 101150110298 INV1 gene Proteins 0.000 description 3
- 101100397044 Xenopus laevis invs-a gene Proteins 0.000 description 3
- 238000013459 approach Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 108010056229 pepsinated immunoglobulin G Proteins 0.000 description 3
- 230000011514 reflex Effects 0.000 description 3
- 101150070189 CIN3 gene Proteins 0.000 description 2
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 230000005611 electricity Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 238000004904 shortening Methods 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 101100286980 Daucus carota INV2 gene Proteins 0.000 description 1
- 101100397045 Xenopus laevis invs-b gene Proteins 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000013011 mating Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/028—Arrangements specific to the transmitter end
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0005—Modifications of input or output impedance
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
- H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
- H03K19/018585—Coupling arrangements; Interface arrangements using field effect transistors only programmable
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/0264—Arrangements for coupling to transmission lines
- H04L25/0278—Arrangements for impedance matching
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Logic Circuits (AREA)
- Dc Digital Transmission (AREA)
Abstract
Description
Claims (15)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP280559/2000 | 2000-09-14 | ||
JP2000280559A JP3573701B2 (ja) | 2000-09-14 | 2000-09-14 | 出力バッファ回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1344079A true CN1344079A (zh) | 2002-04-10 |
CN1185823C CN1185823C (zh) | 2005-01-19 |
Family
ID=18765374
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB011422181A Expired - Fee Related CN1185823C (zh) | 2000-09-14 | 2001-09-14 | 输出缓冲器电路 |
Country Status (6)
Country | Link |
---|---|
US (1) | US6674313B2 (zh) |
EP (1) | EP1189399A3 (zh) |
JP (1) | JP3573701B2 (zh) |
KR (1) | KR100433019B1 (zh) |
CN (1) | CN1185823C (zh) |
TW (1) | TWI234344B (zh) |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7500032B2 (en) | 2004-02-18 | 2009-03-03 | Silicon Image, Inc | Cable with circuitry for asserting stored cable data or other information to an external device or user |
CN102081957A (zh) * | 2009-11-30 | 2011-06-01 | 海力士半导体有限公司 | 数据输出电路 |
CN102467950A (zh) * | 2010-11-09 | 2012-05-23 | 三星电子株式会社 | 伪开漏型输出驱动器、半导体存储器装置及其控制方法 |
CN104509053A (zh) * | 2012-08-01 | 2015-04-08 | 高通股份有限公司 | 用于实现恒定输出阻抗、可变预增强激励的方法和装置 |
CN105978550A (zh) * | 2015-03-10 | 2016-09-28 | 瑞昱半导体股份有限公司 | 具有动态输出阻抗的逻辑信号驱动装置 |
CN106231230A (zh) * | 2016-09-20 | 2016-12-14 | 深圳市巨潮科技股份有限公司 | 一种dp信号远距离传输装置 |
CN106664090A (zh) * | 2015-05-06 | 2017-05-10 | 京微雅格(北京)科技有限公司 | 一种缓冲器电路和采用该电路的电子设备 |
Families Citing this family (50)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW503620B (en) * | 2000-02-04 | 2002-09-21 | Sanyo Electric Co | Drive apparatus for CCD image sensor |
KR20020046076A (ko) * | 2000-12-12 | 2002-06-20 | 채문식 | 고속 I/O Driver를 위한 pre-emphasis신호 발생기 회로 |
WO2003084161A1 (fr) | 2002-03-29 | 2003-10-09 | Fujitsu Limited | Procede d'attaque, circuit d'attaque, procede d'emission au moyen d'un circuit d'attaque et circuit de commande |
JP2003309461A (ja) * | 2002-04-15 | 2003-10-31 | Nec Electronics Corp | 出力バッファ回路 |
JP2004104681A (ja) * | 2002-09-12 | 2004-04-02 | Renesas Technology Corp | 入力バッファ回路 |
US6803735B2 (en) * | 2002-10-01 | 2004-10-12 | Siemens Vdo Automotive Inc. | Speed-based open-loop start-up method for brushless DC motor |
JP3877673B2 (ja) * | 2002-11-28 | 2007-02-07 | 株式会社東芝 | 出力バッファ回路およびそれを用いた半導体メモリ |
KR100501582B1 (ko) * | 2002-12-13 | 2005-07-14 | 주식회사 하이닉스반도체 | 프리셋 구조를 갖는 데이터 출력 버퍼 |
JP3791498B2 (ja) | 2003-01-17 | 2006-06-28 | 日本電気株式会社 | プリエンファシス機能を有する出力バッファ回路 |
US7109759B2 (en) | 2003-05-23 | 2006-09-19 | Avago Technologies Fiber Ip (Singapore) Pte.Ltd. | Voltage mode current-assisted pre-emphasis driver |
JP4327504B2 (ja) * | 2003-05-29 | 2009-09-09 | Necエレクトロニクス株式会社 | トランスミッタ回路、伝送回路及び駆動装置 |
US7756197B1 (en) * | 2003-11-26 | 2010-07-13 | Pmc-Sierra, Inc. | Built in self test (BIST) for high-speed serial transceivers |
JP4401268B2 (ja) | 2004-10-05 | 2010-01-20 | Necエレクトロニクス株式会社 | 出力バッファ回路及び半導体装置 |
US7440340B2 (en) | 2004-10-19 | 2008-10-21 | Samsung Electronics Co., Ltd. | Output buffer of a semiconductor memory device |
KR100640593B1 (ko) * | 2004-10-26 | 2006-11-01 | 삼성전자주식회사 | 캐스케이디드 프리-앰패시스 기능을 가지는 출력 드라이버회로 |
JP4872228B2 (ja) | 2005-03-28 | 2012-02-08 | 日本電気株式会社 | 出力バッファ回路 |
KR100734301B1 (ko) * | 2005-05-12 | 2007-07-02 | 삼성전자주식회사 | 프리 엠파시스 신호 발생기를 구비하는 반도체 메모리 장치 |
ATE517492T1 (de) * | 2005-07-26 | 2011-08-15 | Nxp Bv | Vorverzerrungs- und rückentzerrungsschaltung. |
JP4832020B2 (ja) | 2005-07-28 | 2011-12-07 | ルネサスエレクトロニクス株式会社 | プリエンファシス回路 |
US7671630B2 (en) * | 2005-07-29 | 2010-03-02 | Synopsys, Inc. | USB 2.0 HS voltage-mode transmitter with tuned termination resistance |
JP4680004B2 (ja) | 2005-08-23 | 2011-05-11 | ルネサスエレクトロニクス株式会社 | デエンファシス機能を有する出力バッファ回路 |
KR100788221B1 (ko) | 2005-08-23 | 2007-12-26 | 엔이씨 일렉트로닉스 가부시키가이샤 | 디엠파시스 기능을 갖는 출력 버퍼 회로 |
JP4680003B2 (ja) * | 2005-08-23 | 2011-05-11 | ルネサスエレクトロニクス株式会社 | 出力バッファ回路 |
KR100788224B1 (ko) | 2005-08-23 | 2007-12-26 | 엔이씨 일렉트로닉스 가부시키가이샤 | 출력 버퍼 회로 |
KR100688567B1 (ko) * | 2005-08-25 | 2007-03-02 | 삼성전자주식회사 | 슬루 레이트 조절이 가능한 버퍼를 구비하는 프리 엠퍼시스회로 |
KR100666177B1 (ko) * | 2005-09-30 | 2007-01-09 | 삼성전자주식회사 | 모드 레지스터 셋트를 이용하여 초기강화 드라이버의 임피던스 및 강도를 제어하는 출력 드라이버 |
TWI301696B (en) * | 2005-12-15 | 2008-10-01 | Via Tech Inc | Transmission circuit and related method |
KR100656470B1 (ko) * | 2006-02-07 | 2006-12-11 | 주식회사 하이닉스반도체 | 반도체 메모리의 드라이버 제어장치 및 방법 |
EP1990961B1 (en) * | 2006-02-27 | 2017-03-15 | Fujitsu Ltd. | Circuit board, information processor and transmitting method |
KR100771868B1 (ko) * | 2006-02-28 | 2007-11-01 | 삼성전자주식회사 | 다이내믹 출력버퍼회로 |
JP4937609B2 (ja) * | 2006-03-15 | 2012-05-23 | 株式会社日立製作所 | 出力バッファ回路と差動出力バッファ回路並びに伝送方法 |
JP5017903B2 (ja) * | 2006-03-30 | 2012-09-05 | 日本電気株式会社 | プリエンファシス調整方式及び方法 |
JP4788900B2 (ja) * | 2006-03-30 | 2011-10-05 | 日本電気株式会社 | Cml回路及びそれを用いたクロック分配回路 |
JP4510048B2 (ja) * | 2007-04-23 | 2010-07-21 | 富士通株式会社 | ドライバ回路装置及びドライバ駆動方法 |
US8207754B2 (en) * | 2009-02-24 | 2012-06-26 | Stmicroelectronics International N.V. | Architecture for efficient usage of IO |
KR101796116B1 (ko) | 2010-10-20 | 2017-11-10 | 삼성전자 주식회사 | 반도체 장치, 이를 포함하는 메모리 모듈, 메모리 시스템 및 그 동작방법 |
US8446168B2 (en) * | 2010-12-14 | 2013-05-21 | Qualcomm, Incorporated | Pre-emphasis technique for on-chip voltage-driven single-ended-termination drivers |
JP5257493B2 (ja) * | 2011-07-29 | 2013-08-07 | 株式会社日立製作所 | 出力バッファ回路 |
KR101273241B1 (ko) * | 2011-08-19 | 2013-06-11 | 포항공과대학교 산학협력단 | 저전력 고속의 송수신 장치 |
KR101874584B1 (ko) | 2012-04-03 | 2018-07-04 | 삼성전자주식회사 | 전압 방식 구동기 |
US8547134B1 (en) * | 2012-07-24 | 2013-10-01 | Analog Devices, Inc. | Architecture for high speed serial transmitter |
US9419736B2 (en) * | 2013-03-15 | 2016-08-16 | Gigoptix-Terasquare Korea Co., Ltd. | Low-power CML-less transmitter architecture |
JP6369137B2 (ja) | 2014-05-30 | 2018-08-08 | ソニー株式会社 | 送信装置、受信装置、および通信システム |
TWI752898B (zh) | 2014-03-25 | 2022-01-21 | 日商新力股份有限公司 | 發訊裝置及通訊系統 |
TWI722090B (zh) * | 2016-02-22 | 2021-03-21 | 日商新力股份有限公司 | 傳送裝置、傳送方法及通訊系統 |
US10044354B2 (en) * | 2016-07-11 | 2018-08-07 | Ricoh Company, Ltd. | I/O cell |
US10679722B2 (en) | 2016-08-26 | 2020-06-09 | Sandisk Technologies Llc | Storage system with several integrated components and method for use therewith |
US11005477B2 (en) * | 2016-10-12 | 2021-05-11 | Sony Semiconductor Solutions Corporation | Driver circuit and control method therefor, and transmission/reception system |
JP6943301B2 (ja) * | 2018-07-05 | 2021-09-29 | ソニーグループ株式会社 | 受信装置および通信システム |
KR102598741B1 (ko) * | 2018-07-17 | 2023-11-07 | 에스케이하이닉스 주식회사 | 데이터 출력 버퍼 |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4877978A (en) * | 1988-09-19 | 1989-10-31 | Cypress Semiconductor | Output buffer tri-state noise reduction circuit |
JP2534782B2 (ja) * | 1989-11-10 | 1996-09-18 | 株式会社東芝 | 半導体装置 |
JP2902016B2 (ja) * | 1989-11-21 | 1999-06-07 | 株式会社日立製作所 | 信号伝送方法および回路 |
JP2978302B2 (ja) * | 1991-01-28 | 1999-11-15 | 三菱電機株式会社 | 出力バッファ回路 |
JPH05344026A (ja) | 1992-06-05 | 1993-12-24 | Matsushita Electric Ind Co Ltd | プリエンファシス回路 |
JPH06216751A (ja) * | 1993-01-20 | 1994-08-05 | Hitachi Ltd | Cmos集積回路装置とそれを用いた情報処理システム |
KR950007310B1 (ko) | 1993-03-29 | 1995-07-07 | 삼성전자주식회사 | 디지탈 비선형 프리-엠퍼시스/디-엠퍼시스 |
JPH07183746A (ja) | 1993-12-22 | 1995-07-21 | Rohm Co Ltd | エンファシス・デエンファシス回路 |
US5864584A (en) * | 1995-02-13 | 1999-01-26 | International Business Machines Corporation | Circuitry for allowing two drivers to communicate with two receivers using one transmission line |
GB2305082B (en) | 1995-09-06 | 1999-10-06 | At & T Corp | Wave shaping transmit circuit |
JP3986161B2 (ja) | 1998-06-02 | 2007-10-03 | 富士通株式会社 | 信号伝送用ドライバ回路 |
DE19825258B4 (de) | 1998-06-05 | 2005-11-17 | Telefonaktiebolaget Lm Ericsson (Publ) | Ausgangspufferschaltkreis zum Übertragen von digitalen Signalen über eine Übertragungsleitung mit Preemphasis |
US6351172B1 (en) * | 2000-02-29 | 2002-02-26 | Dmel Inc. | High-speed output driver with an impedance adjustment scheme |
US6326832B1 (en) * | 2000-03-29 | 2001-12-04 | National Semiconductor Corporation | Full swing power down buffer with multiple power supply isolation for standard CMOS processes |
-
2000
- 2000-09-14 JP JP2000280559A patent/JP3573701B2/ja not_active Expired - Fee Related
-
2001
- 2001-09-12 TW TW090122578A patent/TWI234344B/zh not_active IP Right Cessation
- 2001-09-14 EP EP01250324A patent/EP1189399A3/en not_active Withdrawn
- 2001-09-14 KR KR10-2001-0056702A patent/KR100433019B1/ko not_active IP Right Cessation
- 2001-09-14 CN CNB011422181A patent/CN1185823C/zh not_active Expired - Fee Related
- 2001-09-14 US US09/952,426 patent/US6674313B2/en not_active Expired - Lifetime
Cited By (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7500032B2 (en) | 2004-02-18 | 2009-03-03 | Silicon Image, Inc | Cable with circuitry for asserting stored cable data or other information to an external device or user |
CN102081957A (zh) * | 2009-11-30 | 2011-06-01 | 海力士半导体有限公司 | 数据输出电路 |
CN102081957B (zh) * | 2009-11-30 | 2015-08-19 | 海力士半导体有限公司 | 数据输出电路 |
CN102467950A (zh) * | 2010-11-09 | 2012-05-23 | 三星电子株式会社 | 伪开漏型输出驱动器、半导体存储器装置及其控制方法 |
CN104509053A (zh) * | 2012-08-01 | 2015-04-08 | 高通股份有限公司 | 用于实现恒定输出阻抗、可变预增强激励的方法和装置 |
CN104509053B (zh) * | 2012-08-01 | 2019-01-18 | 高通股份有限公司 | 用于实现恒定输出阻抗、可变预增强激励的方法和装置 |
CN105978550A (zh) * | 2015-03-10 | 2016-09-28 | 瑞昱半导体股份有限公司 | 具有动态输出阻抗的逻辑信号驱动装置 |
CN105978550B (zh) * | 2015-03-10 | 2019-02-15 | 瑞昱半导体股份有限公司 | 具有动态输出阻抗的逻辑信号驱动装置 |
CN106664090A (zh) * | 2015-05-06 | 2017-05-10 | 京微雅格(北京)科技有限公司 | 一种缓冲器电路和采用该电路的电子设备 |
CN106664090B (zh) * | 2015-05-06 | 2021-05-07 | 京微雅格(北京)科技有限公司 | 一种缓冲器电路和采用该电路的电子设备 |
CN106231230A (zh) * | 2016-09-20 | 2016-12-14 | 深圳市巨潮科技股份有限公司 | 一种dp信号远距离传输装置 |
CN106231230B (zh) * | 2016-09-20 | 2022-06-21 | 深圳市巨潮科技股份有限公司 | 一种dp信号远距离传输装置 |
Also Published As
Publication number | Publication date |
---|---|
US6674313B2 (en) | 2004-01-06 |
JP3573701B2 (ja) | 2004-10-06 |
EP1189399A2 (en) | 2002-03-20 |
CN1185823C (zh) | 2005-01-19 |
KR20020021354A (ko) | 2002-03-20 |
JP2002094365A (ja) | 2002-03-29 |
EP1189399A3 (en) | 2006-04-26 |
KR100433019B1 (ko) | 2004-05-24 |
TWI234344B (en) | 2005-06-11 |
US20020030517A1 (en) | 2002-03-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1185823C (zh) | 输出缓冲器电路 | |
CN1094613C (zh) | 低功耗传送二进制逻辑信号的接口电路和方法 | |
CN1258879C (zh) | 输出电路 | |
CN1109405C (zh) | 具有低击穿电压的输出缓冲电路 | |
CN1262069C (zh) | 带有漏电流截止电路的半导体集成电路 | |
CN1285170C (zh) | 双栅极晶体管恒流互补金属氧化物半导体输出驱动电路 | |
CN1959801A (zh) | 双用驱动器 | |
CN1742438A (zh) | 组合传输器 | |
CN1918794A (zh) | 差分驱动电路和包括该差分驱动电路的电子设备 | |
CN101032077A (zh) | 高速集成电路 | |
CN1825767A (zh) | 双电压三态缓冲器电路 | |
CN1305218C (zh) | 半导体装置 | |
CN1855724A (zh) | 缓冲电路 | |
CN1244070A (zh) | 电压容许接口电路 | |
CN1172380A (zh) | 电平移动器 | |
CN1303056A (zh) | 避免浮动状态、进行双向数据传输的双向总线电路 | |
CN1783720A (zh) | 切换模组和高电压相容输入/输出电路 | |
CN1825754A (zh) | 振荡缓冲器 | |
CN1822502A (zh) | 接收器电路 | |
CN1701511A (zh) | 半导体装置 | |
CN1204893A (zh) | 接口电路和设定其确定电平的方法 | |
US7768311B2 (en) | Suppressing ringing in high speed CMOS output buffers driving transmission line load | |
CN1113464C (zh) | 闩锁电路 | |
CN1581697A (zh) | 传输装置 | |
CN1295878C (zh) | 逻辑电路和半导体器件 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C06 | Publication | ||
PB01 | Publication | ||
ASS | Succession or assignment of patent right |
Owner name: NEC ELECTRONICS TAIWAN LTD. Free format text: FORMER OWNER: NIPPON ELECTRIC CO., LTD. Effective date: 20030418 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20030418 Address after: Kanagawa, Japan Applicant after: NEC Corp. Address before: Tokyo, Japan Applicant before: NEC Corp. |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
ASS | Succession or assignment of patent right |
Owner name: ACER COMPUTER (CHINA) CO., LTD. Free format text: FORMER OWNER: BEIDA FANGZHENG SCIENCE + TECHNOLOGY COMPUTER SYSTEM CO., LTD., SHANGHAI Effective date: 20101028 |
|
C41 | Transfer of patent application or patent right or utility model | ||
COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 200120 36/F, SHANGHAI INTERNATIONAL BUILDING, NO.360, PUDONG SOUTH ROAD, PUDONG NEW DISTRICT, SHANGHAI TO: 200001 3/F, NO.168, XIZANG MIDDLE ROAD, HUANGPU DISTRICT, SHANGHAI |
|
TR01 | Transfer of patent right |
Effective date of registration: 20101103 Address after: Kanagawa, Japan Patentee after: Renesas Electronics Corporation Address before: Kanagawa, Japan Patentee before: NEC Corp. |
|
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20050119 Termination date: 20160914 |
|
CF01 | Termination of patent right due to non-payment of annual fee |