CN1167131C - 基底基板及制作用来装载多个半导体裸芯片器件的构造体的方法 - Google Patents
基底基板及制作用来装载多个半导体裸芯片器件的构造体的方法 Download PDFInfo
- Publication number
- CN1167131C CN1167131C CNB988082535A CN98808253A CN1167131C CN 1167131 C CN1167131 C CN 1167131C CN B988082535 A CNB988082535 A CN B988082535A CN 98808253 A CN98808253 A CN 98808253A CN 1167131 C CN1167131 C CN 1167131C
- Authority
- CN
- China
- Prior art keywords
- mentioned
- interarea
- substrate
- recess
- metal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/552—Protection against radiation, e.g. light or electromagnetic waves
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/19—Manufacturing methods of high density interconnect preforms
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/24137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/24221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/24225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/24227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the HDI interconnect not connecting to the same level of the item at which the semiconductor or solid-state body is mounted, e.g. the semiconductor or solid-state body being mounted in a cavity or on a protrusion of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92244—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a build-up interconnect
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3114—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed the device being a chip scale package, e.g. CSP
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01322—Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/15165—Monolayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19041—Component type being a capacitor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
Abstract
一种装载有多个半导体裸芯片器件的基底金属基板,具有第1和第2主面,在第1主面上形成了至少一个凸部和用来决定裸芯片器件的装载位置的至少2个凹部。凹部的深度比凸部的长度大且具有比金属基板的主面更好的平滑度。金属基板被部分地进行化学刻蚀以形成凸部,同时还进行机械加工以形成第1主面。导电性的凸部与已装载上裸芯片器件的基板的部分进行隔离,在基底基板的第1和第2主面一侧,用做用来进行电连的外部端子。
Description
技术领域
本发明涉及把多个裸半导体芯片器件和至少一个导电性接线端子装配到基底基板上边构成的多芯片组件构造体及其制造方法。
作为电子装置小型化和高性能化的一个手段,有使裸半导体芯片和无源元件多个相互连接变成为一个组件的所谓多芯片组件。
现有的裸半导体芯片的装配方法的一例,如日本特开平3-155144(1991年7月3日公开)所示,在由裸半导体IC芯片的厚度规定的量那么厚的绝缘薄膜上,预先形成由半导体裸IC芯片的外形尺寸规定的量那么大的穴,中间介有粘接剂地把绝缘薄膜粘贴到支持板上,再中间介有粘接剂地把上述裸半导体IC芯片粘接到上述粘贴绝缘薄膜的穴部内,用与绝缘薄膜同种的液态树脂涂敷裸半导体芯片与绝缘薄膜的空隙和裸半导体IC芯片的表面,使得高度变成为与绝缘薄膜层均一之后,进行热硬化,在用光刻法除去了裸半导体IC芯片焊盘上边的树脂之后,在整个面上形成导体膜,再用光刻法进行规定的导体布线的形成。
此外,现有的半导体装置(特别是多芯片组件)及其制造方法的一例,如特开平5-47856(1993年2月26日公开)所示,其构成如下:把芯片装配到已设置到封装上的至少一个载物台上,把绝缘膜涂敷到上述封装和芯片上,在上述绝缘膜上设置与上述封装上边的连接焊盘和上述芯片上边的焊盘导通的通孔,用布线图形连接上述通孔。
在特开平3-155144和特开平5-47856的实施例中,支持板或封装由绝缘基板构成,一般说绝缘基板的材料与导电材料和半导体材料比,热导率要低一个数量级以上,故对于功耗大的功率放大器等的装配是不合适的。
此外,特开平5-47856的实施例中,在芯片背面的装配用导体层(例如Au-Sn共晶或导电性粘接剂)和绝缘薄膜上边的导电布线之间没有电性接合。
再有,在特开平3-155144中所示的现有的裸半导体芯片的装配方法的一例中,在用与绝缘薄膜同种的液态树脂涂敷裸半导体芯片与绝缘薄膜的空隙和裸半导体IC芯片的表面,使得高度变成为与绝缘薄膜层均一之后,在进行热硬化的工序中,有时候会因为热硬化时的液态树脂的收缩,在裸半导体IC芯片与绝缘薄膜间的空隙中产生凹坑。当在上述空隙部分处产生了凹坑时,则有时候会在上述空隙部分的导体布线上产生短路或断线等。
另外,在特开平5-47856中所示的半导体装置及其制造方法的一例中,在液态树脂的热硬化工序中,有时候也会因为热硬化时的收缩,在封装和芯片间的空隙部分的绝缘膜上产生凹坑。该凹坑有时候也会在上述空隙部分的布线图形上产生短路或断线等的不合格。
作为解决这些问题的一个手段,有一种芯片埋入式多芯片组件。该方法在金属基底基板上预先设置多个凹凸,接着,用树脂状的绝缘膜进行覆盖,以便把上述裸半导体芯片埋进去,再用研削等进行平坦加工,使得上述绝缘膜和上述裸半导体芯片上边的焊料凸点电极变成为规定的同一高度,再在其上边设置薄膜无源部件的同时,用金属层和绝缘膜设置多层布线。但是,该方法的课题是不能在基底基板上容易地制作所希望的凹凸。
再有,若使用现有例,则不能变成为可以以多芯片组件构造体单位装配管帽的构造。因此,对于来自外部的损伤不能形成机械性的保护而易于破损。此外,在使之在高频区域动作的情况下,电磁屏蔽减弱,易受来自别处的干扰。
发明的公开
若根据本发明的一个侧面,用来装载多个半导体芯片装置的基底基板,具备第1和第2主面,在第1主面上,形成至少一个凸部,和用来决定应当分别装载半导体裸片器件的位置的至少2个凹部。凹部的深度比凸部的长度小,且具有比凹部或金属基板的主面高的平滑度。
若根据本发明的的另一侧面,则在由金属或半导体构成的基底基板的一个主面上,预先设置多个用来装载裸片器件的凹部和使基底基板的一部分接线端子状地突出出来的多个凸部,设置把若干个的接线端子的根部围起来的沟,在上述凹部的上边,装配在电极上边含有具有导电性的焊料凸点的半导体器件或IC芯片的裸芯片器件,并用绝缘膜进行覆盖,使得把上述裸芯片器件埋进去,把上述绝缘膜和上述裸芯片器件的焊料凸点平坦化加工成规定的同一高度,再在其上边用金属层和绝缘膜形成布线图形,采用从背面借助于刻蚀或研削使上述基底基板薄层化的办法,借助于上述绝缘膜,形成分离开来的岛状的导体部分,借助于此,可以在基底基板的背面上形成与基准电位导体电隔离的电极。
此外,在切割成与上述基板的已装载上裸芯片器件的主面相反的主面上的单位组件尺寸时,在将成为单位组件的侧面的部位上,预先设置下深度比用上述刻蚀或研削使之薄层化时的切削余量还深的凹部,并在上述刻蚀或研削之后,再切成单位组件尺寸,并设置具有相反的凹坑的金属制造的管帽,使得埋入到在组件的侧面形成的凹坑的部分中去。
此外,在切割成与上述基板的已装载上裸芯片器件的主面相反的主面上的单位组件尺寸时,在将成为单位组件的侧面的部位上,预先设置下深度比用上述刻蚀或研削使之薄层化时的切削余量还深的凹部,并在上述刻蚀或研削之后,再切成单位组件尺寸,并设置具有相反的凹坑的金属制造的管帽,使得埋入到在组件的侧面形成的凹坑的部分中去。
若根据本发明的另一侧面,则用来装载多个半导体裸芯片器件的构造体,可以用下述方法得到:对具有第1和第2主面的金属基板部分地进行化学刻蚀,使得在金属基板的第1主面上边至少形成1个凹部,对金属基板的第1主面进行机械加工,使得在该刻蚀后的金属基板的第1主面的尚未形成凸部的规定的部分上,分别形成用来决定应当装载半导体裸芯片器件的位置的至少2个凹部。用机械加工步骤形成的上述凹部的深度,比用化学刻蚀步骤形成的上述凸部的长度小,且上述凹部具有比刻蚀后的金属基板的主面还高的平滑度。
若根据本发明的另一侧面,则用同时使用刻蚀和冲压的2阶段加工法进行基底基板的制作。首先,用第1阶段的刻蚀加工,制作用来装载裸半导体芯片器件的位置对准用标记。这时,位置对准标记部分将变成为凹状,在其侧面实质上设置15~60度的斜度。若有斜度,则特别是在装载芯片装置时装置将向标记内滑落,借助于自我整合进行的位置对准将会变得容易起来。
就是说,上述2阶段加工法,用第1阶段的刻蚀加工把金属基底基板面往下挖得大一点,同时制作埋设多个裸半导体芯片器件的凹部和连接接线端子的凸部。用第2阶段的冲压加工,使因刻蚀而变得粗糙的金属表面平坦化,并用凸部模具容易地制作具有斜度的多台阶的凹部。
在作成了基底基板后,把具备金属性的焊料凸点的半导体裸芯片器件粘接到上述芯片装置装载用的标记上边。接着,用树脂状的绝缘膜进行覆盖,使得把上述裸芯片器件埋进去,再用研削或研磨等进行平坦化加工,在其上边形成布线图形,完成微型且小型的多芯片组件构造体。
附图的简单说明
图1a~图1e是说明本发明的一个实施例的基底基板的制作工序的剖面图。
图2a~图2d是说明本发明的另一个实施例的基底基板的制作工序的剖面图。
图3a和图3b的平面图和剖面图示出了本发明的一个实施例的基板中的引导标记和围墙的布局。
图4a~图4d的剖面图示出了本发明的一个实施例的多芯片组件构造体的制作工序。
图5a和图5b的剖面图示出了本发明的一个实施例的基底基板的制作工序。
图6是本发明的一个实施例的多芯片组件构造体的剖面图。
图7的平面图示出了图6所示的构造体的背面。
图8a~图8g示出了本发明的一个实施例的多芯片组件构造体的制作工序。
图9的剖面图示出了本发明的另一实施例的多芯片组件构造体的制作工序。
图10的平面图示出了图9所示的构造体的背面。
图11是本发明的一个实施例的多芯片组件构造体的剖面图。
图12的平面图示出了图11所示的构造体的背面。
图13示出了在多芯片组件构造体中含有的电路的一个例子。
图14示出了在本发明的一个实施例的多芯片组件构造体的上表面上描画的图形的一个例子。
优选实施例
图1a~图1e示出了本发明的一个实施例的基底基板的制作工序。首先,作为第1个阶段,在图1a中,在例如由Cu构成的金属基底基板11的第1主面上边,用光刻法制作刻蚀用的光刻胶掩模12。接着,在图1b中,用氯化铁构成的化学刻蚀液,把金属基底基板11刻蚀加工成深度180微米,制作凸状的接线端子或凸部13。接着,在图1c中,进入第2阶段的冲压加工。在模具14、14’之间,插入已制作上接线端子13的金属基底基板11,然后,慢慢地加上加重16开始进行冲压(圆圈内表示具备斜度的模具凸部15)。接着,在图1d中,加上最后的加重结束冲压。凹部17的深度,一般说比凸部13的长度小。
接着,在图1e中,在从模具中取出来的基底基板11上,在装载、粘接裸半导体芯片器件的位置上,形成深度20微米、15度~60度范围的斜度角,在这里,形成45度的凹状标记或凹部17,完成用2阶段加工进行的基底基板的制作。斜度是向着凹部17的底面其面积变小的那样的斜度。
如上所述,2阶段加工的特征在于:在第1阶段的刻蚀加工中把基底基板面向下挖得大一点,设置用来埋设裸半导体芯片器件的凸部,在第2阶段的加工中,用具备斜度的凸状模具使因刻蚀而变得粗糙的金属表面平坦化,并用低加重设置比受到刻蚀的表面平滑度还高的凹状标记或凹部。作为基底基板11的材料,也可以使用Al。
图2a~图2d示出了本发明的另一个实施例的含有多个半导体裸芯片器件的单一组件构造体用基底基板的制作工序。
作为金属基底基板21使用Cu。在基板上边形成的组件尺寸为10mm见方。首先,作为第1阶段,在图2a中,在基底基板21上边,用光刻法制作形成直径200微米的略呈圆柱状的接线端子和用来隔开组件构造体相互之间的井字形的宽600微米的围墙的刻蚀用光刻胶掩模22。接着,在图2b中,用氯化铁系的化学刻蚀液把金属基底基板21刻蚀深度约180微米,制作接线端子或凸部23和把组件构造体相互间隔开来的围墙24。围墙24是对于基底基板来说配置在最外侧的导电性块,起着对构造体进行电磁屏蔽,进行机械性增强的作用。
接着,在图2c中,进入第2阶段的冲压加工。在用预先在基底基板21上形成的引导标记和模具25的标记进行了位置对准之后,对模具25、25’之间的金属基底基板21慢慢地加上加重26开始进行冲压(圆圈内表示具备斜度的模具凸部27)。这时,必须设计为:对于接线端子23、围墙24,模具要制作得大一点,使得在冲压时,上述接线端子23等的形状不变形。在图2d中,参照标号28是在加工后的基底基板21的刻蚀面上边形成的裸半导体芯片器件装载用的凹状标记或凹部。经过该2阶段加工的工序,借助于刻蚀加工,在基底基板内形成接线端子23、把组件构造体相互间隔开来的井字形围墙24,借助于冲压加工,形成裸半导体芯片器件装载用的凹状标记28。
图3a和图3b是把在本发明的实施例的基底基板上设置的引导标记和组件间井字形隔开的围墙的布局图。
图3a是作为用来制作多个组件构造体的基底基板,使用直径75mmφ、厚度700微米、组件构造体尺寸10mm见方的Cu时的平面图。作为引导标记31,在基板周边的4个地方设有直径3mmφ的贯通孔,在冲压之前进行与模具标记之间的位置对准。此外,在各个组件构造体相互之间设有井字形围墙32,把它用做作为使用裸芯片器件装载后的绝缘膜的埋入工序中的基底基板防止挠曲和单位组件构造体切下来时的屏蔽用侧壁。另外,参照标号33表示在各个组件构造体上形成的接线端子或凸部。
此外,图3b示出了沿图3a中的线IIIB-IIIB的剖面图。在用冲压加工形成的裸芯片器件装载部分的标记34上,在其侧面设有45度的斜度。
图4a~4d是本发明的另一实施例的多芯片组件构造体的制作工序。
首先,在图4a中,在设有用刻蚀和冲压在基底基板的第1主面上预先制作的连接接线端子(凸部)42(也形成将其周围围起来的沟部42’)、把组件构造体相互之间隔开的围墙(凸部)43、电极44和裸芯片装载用标记(凹部)45的基底基板41上边,用Au-Sn共晶焊料粘接、装载含有使金属(例如Au或Al等)的焊料凸点46置放在电极上边的多个半导体器件或IC芯片的裸芯片器件47。标记45用与上边说的实施例同样的冲压加工形成,具有斜度。凸部42、43用刻蚀法形成,而标记45和沟部用冲压加工形成。接着,在图4b中,对基底基板41上边的凹部和凸部或裸芯片器件47,进行使用作为第1绝缘膜的环氧树脂48的埋入。接着,借助于研削或研磨热硬化后的环氧树脂48使表面平坦化,使连接接线端子42、围墙43和裸芯片器件47上边的金属焊料凸点46露出来。接着,在图4d中在平坦化后的绝缘膜48上边依次叠层形成用来形成薄膜无源部件和多层布线的第2绝缘膜49、第3绝缘膜50,用金属形成的第1布线图形51,在第1布线图形51上边形成的电容器52,在其上边用金属形成的第2布线图形53和贯通第2、第3绝缘膜49、50的导电性的贯通孔54。之后,从多芯片组件构造体的背面,一直到绝缘膜48露出来为止,进行切削使得借助于研削或刻蚀,使围墙43和电极44与基底基板41隔离开来形成导电块。
然后,在把组件构造体隔开的围墙43的正中间进行切断,变成为单位多芯片组件构造体。导电接线端子42用填充在沟部42’和连接接线端子42与裸芯片器件47之间的埋入树脂进行保持,与基底基板41分离独立。因此,为了从基板背面直接取出电极,可以把多芯片组件构造体直接焊接到母板上,与有导线进行电连的情况比,可以缩小装配面积。
在图5a、图5b中示出了本发明的另一实施例的基底基板的制作方法。在本实施例中,在对已用刻蚀法形成了导电接线端子和围墙的基板进行加工之际,使用与上模具的凸部对应地在下模具上设置了凹部的一组模具。
如图5a所示,进行用刻蚀法形成了导电接线端子61和围墙65的基板60和上模具70a及下模具70b之间的位置对准,用塑性变形之一的冲压加工,形成导电接线端子61周边的树脂埋入沟62和芯片装载用的凹状标记63。
在本实施例中,由于与上模具70a的凸部对应起来在下模具70b上形成了凹部,故被上模具70a的凸部挤压出来的基板,可以向下模具70b的凹部逃逸。因此,与使用平坦的下模具的情况比,在冲压后的基板上难以产生挠曲等的变形。
另外,虽然在冲压加工后的基板上,如图5b所示,会在基板背面形成凸部,但可以用为了使导电接线端子露出来而进行的基板背面的研削工序除去。这时,导电接线端子61的周边的沟部的一部分,起着使围墙65变成为独立的导电块的作用。
倘采用使用并用刻蚀和冲压的2阶段加工的上述实施例,则可以在基底基板的规定部分上以良好的再现性制作规定的深度的凹部和凸部。此外,借助于刻蚀和冲压一揽子形成技术,可以使处理简化和处理时间缩短化。
此外,还可以抑制刻蚀时制作的围墙在用绝缘膜形成的埋入之际的基底基板的挠曲,实现处理的稳定化。
此外,借助于冲压加工,还可以使因刻蚀而变得粗糙的金属表面平坦化,实现裸芯片装载时的粘接条件的容限扩大。即,将会实现在芯片与基板的界面上的无气泡发生和良好的粘接性。此外,由于粘接性提高,故芯片的散热性也将改善。
再有,还可以实现从组件背面取下电极的无引线构造。
图6是本发明的另一实施例的多芯片组件构造体的剖面图。在图6中,用在导电性的例如由金属或半导体构成、含有部分71-1、71-2、71-3、71-4的基底基板71,和在其上边设有裸芯片器件装载用的带斜度的凹坑2,且装载含有在电极上边具有金属(例如Au或Al等)的焊料凸点(连接导体)4的多个半导体器件IC芯片的裸芯片器件3,覆盖为使得把上述裸芯片器件73和基底基板的接线端子部分71-3埋进去的例如树脂的第1绝缘膜75,在其上边用用来进行多层布线的第2绝缘膜76和第3绝缘膜77和金属层形成的第1布线图形78和在第1布线图形上边形成的电容器79和在其上边用金属层形成的第2布线图形80和贯通第2、第3绝缘膜的导电性的贯通孔81-1、81-2、81-3以及覆盖基底基板1的全体的金属制造的管帽82构成。在该多芯片组件构造体中,将成为信号的输入输出端子或电源供给端子的电极(导电性块)在基底基板的背面上实质上并排设置且可以进行与外部之间的电连,借助于基底基板1的接线端子部分71-3用金属层形成,且连接到布线图形80上。管帽也可以使用进行了金属电镀的树脂材料。这时,管帽与用金属制作的情况下一样,起着构造体的屏蔽和机械增强的作用。
此外,图7是从其背面看图6的构造体的图。在图7中,将成为基底基板71的基准电位的部分71-1和将成为电极的部分71-2,借助于第1绝缘膜75进行电隔离。此外,作为电磁屏蔽用,在侧面上设有导电性的壁71-4。
从图8a到图8g,示出了本发明的另一实施例的多芯片组件构造体的制作工序。图8a示出了在对基底基板71的背面进行刻蚀或研削前的状态下的剖面。是借助于刻蚀或机械加工在基底基板的第1主面上,设有平坦部分71-1、电极部分71-2、接线端子部分(凸部)71-3、屏蔽壁(凸部)71-4,和在其上边设有裸芯片器件装载用的带斜度的凹坑72的图。该刻蚀或机械加工,也可以使用在上边所述的实施例中使用的刻蚀或机械加工。但是,在基底基板使用半导体(例如Si)的情况下,要使用冲压加工以外的例如铣削或研削等的机械加工。
图8b是在用图8a示出的基底基板上边,装载含有在电极上边具有金属性(例如Au或Al等)的焊料凸点4的多个半导体器件或IC芯片的裸芯片器件3的图。图8c是把在图8b中所示的基底基板的凹部、凸部和裸芯片器件用绝缘性的树脂75埋进去后的图。图8d是图8c所示的用绝缘性的树脂75把基底基板的凹部、凸部和裸芯片器件埋进去后,借助于研削或研磨树脂75使表面平坦化后的图。图8e是在平坦化后的表面上边,形成了用用来进行多层布线的第2绝缘膜76和第3绝缘膜77和金属层形成的第1布线图形78和在第1布线图形上边形成的电容器和在其上边用金属层形成的第2布线图形80和贯通第2、第3绝缘膜的贯通孔81的图。
图8f示出了借助于刻蚀或研削,一直到沿线VIII-VIII的剖面为止,从其背面切削图8e所示的多芯片组件构造体的情况下的背面。信号的输入输出端子和电源供给用端子(导电性块)71-2,用绝缘树脂,与将成为大地(公用电位)导体的基底电极71-1进行隔离。图8g在借助于刻蚀或研削一直到沿线VIII-VIII为止从背面切削图8f所示的多芯片组件构造体后,在形成屏蔽壁(导电性块)71-4的位置上进行切断,变成为单位多芯片组件的情况。
图9示出了另一实施例,作为基底基板,是与上述实施例一样用刻蚀和机械加工一体地设置平坦部分71-1、电极部分71-2、接线端子71-3和在其上边设置的芯片装载用的凹坑72的图。
图10示出了从背面用刻蚀或研削一直到沿线IX-IX的剖面为止切削图9所示的多芯片组件构造体后的背面。信号输入输出端子和电源供给用端子71-2用绝缘树脂75与将成为大地(公用电位)导体的基底电极71-1进行隔离。此外,在切成为单位组件尺寸时在将成为单位组件的侧面的部位上,预先设置深度比借助于上述刻蚀或研削进行薄层化时的切削余量还深的凹坑部分83。
图11是本发明的另一实施例的多芯片组件构造体的剖面,它是这样的图:在切成与基底基板71的已装载上裸芯片器件的面相反的面的单位组件尺寸时,在将成为单位组件构造体的侧面或基板边缘部分上,预先设置好深度比借助于上述刻蚀或研削进行薄层化时的切削余量还深的固定用凹坑部分83,借助于刻蚀或研削一直到规定的厚度为止进行薄层化,在切成为单位组件尺寸后,设置具有相反的凹坑的金属制造的管帽82,以便向上述凹坑83的部分内填埋。金属管帽82由于起着构造体的屏蔽和机械增强的作用,故没有必要设置屏蔽壁71-4。图12示出了图1所示的多芯片组件构造体的背面。另外,图11是沿图12中的线IX-IX的剖面图。
图13示出了本发明的一个实施例中的多芯片组件构造体中所含有的电路的一个例子。是作为半导体器件使用2个FET的两级高频放大器。图14是图13所示的高频放大器的图形图,信号的输入输出端子Pin、Pout和栅极偏压Vg、漏极偏压Vd通过通孔和导电性接线端子连接到背面的电极端子上。在本实施例中,FET1和FET2分别组装到个别的裸芯片器件中去。其它的电路元件和连接导体则可作为多层布线实现。
倘采用上述实施例,则采用在基底基板上在电极上边装载具有金属性的焊料凸点的多个裸芯片器件,并用树脂状的第1绝缘膜进行覆盖使得将之埋进去,把上述焊料凸点和上述绝缘膜乎坦化加工成规定的相同的高度,变成为在其上边形成多层布线图形的多芯片组件构造体,在基底基板的一个面上设置多个用来装载裸芯片器件的凹部和基底基板的一部分接线端子状地突出出来的凸部,在其若干个接线端子的周围预先一揽子地设置好根部岛状地鼓起来那样的沟的办法,使多芯片组件构造体的制作变得容易起来的同时,使在上述基底基板的背面一侧设置信号的输入输出端子和用来供给电源电压的电极成为可能,因此,可以使把多芯片组件构造体组装到母板上去时的引线部分形成得极其之短,可以大幅度地改善在高频区域中的特性。
此外,在把多芯片组件构造体切成单位组件尺寸时,可以在将成为单位组件的侧面的部位形成屏蔽用的壁,因此可以对来自外部的损伤进行机械性的保护,同时在使之在高频区域进行动作这样的情况下,还可以增强电磁屏蔽效果,使得难以受到来自别处的干扰。
工业上利用的可能性
如上所述,已装载上多个半导体裸芯片器件的多芯片组件构造体,通过采用导电性基底基板和在该基板上一揽子地形成的导电性凸部和器件定位用凹部,具有可以改善散热性、高频特性优良、难以受到来自外部的干扰的影响的构造。此外,采用在导电性凸部的形成中和裸芯片器件定位用凹部的形成中分别使用化学刻蚀和机械加工的办法,提高了导电性凸部和器件定位用凹部的再现性。因此,本发明在电子装置的小型化和高性能化方面是有用的。
Claims (10)
1.一种用来装载多个半导体裸芯片器件的基底基板,其特征是:上述基板用金属制作,具备第1和第2主面,在上述第1主面上形成至少一个凸部、和用来决定应当分别装载半导体裸芯片器件的位置的至少2个凹部,上述凹部的深度比上述凸部的长度小,上述凹部具有比上述金属基板的第1主面高的平滑度。
2.权利要求1所述的基底基板,其特征是:上述金属是铜或铝。
3.权利要求1所述的基底基板,其特征是:上述凹部具有向着凹部的底面其面积减小这样的斜度。
4.权利要求3所述的基底基板,其特征是:上述凹部的斜度的角度,实质上为15度~60度。
5.一种制作用来装载多个半导体裸芯片器件的构造体的方法,具有下述步骤:
对具有第1和第2主面的金属基板部分地进行化学刻蚀,使得在金属基板的第1主面上边至少形成1个凸部的步骤;
对上述金属基板的第1主面进行机械加工,使得在上述金属基板的第1主面的尚未形成上述凸部的规定的部分上,至少形成分别用来决定应当装载半导体裸芯片器件的位置的至少2个凹部的步骤,
用上述机械加工步骤形成的上述凹部的深度,比由上述化学刻蚀步骤形成的上述凸部的长度小,且上述凹部具有比上述刻蚀后的金属基板的主面还高的平滑度。
6.权利要求5所述的制作方法,其特征是:上述金属是铜或铝。
7.权利要求5所述的制作方法,其特征是:上述机械加工是冲压加工。
8.权利要求7所述的制作方法,其特征是:上述冲压加工,包括对于上述凹部的壁面加上向着凹部的底面面积减小这样的斜度。
9.权利要求8所述的制作方法,其特征是:上述凹部的斜度的角度,实质上为15度~60度。
10.权利要求5所述的制作方法,其特征是:用上述化学刻蚀步骤在上述基板的第1主面上形成多个凸部,用上述机械加工步骤,在上述金属基板的第1主面的尚未形成上述凸部的规定的部分上,除了形成上述凹部之外,对于上述多个凸部的至少一个,还形成将其周围围起来的沟部。
Applications Claiming Priority (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP22222997 | 1997-08-19 | ||
JP222229/1997 | 1997-08-19 | ||
JP25958997A JP3840761B2 (ja) | 1997-09-25 | 1997-09-25 | マルチチップモジュールおよびその製造方法 |
JP259589/1997 | 1997-09-25 | ||
JP69727/1998 | 1998-03-19 | ||
JP6972798A JP3815033B2 (ja) | 1997-08-19 | 1998-03-19 | マルチチップモジュール用ベース基板の作製方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1267396A CN1267396A (zh) | 2000-09-20 |
CN1167131C true CN1167131C (zh) | 2004-09-15 |
Family
ID=27300121
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB988082535A Expired - Fee Related CN1167131C (zh) | 1997-08-19 | 1998-08-19 | 基底基板及制作用来装载多个半导体裸芯片器件的构造体的方法 |
Country Status (6)
Country | Link |
---|---|
US (1) | US6495914B1 (zh) |
EP (1) | EP1030369B1 (zh) |
KR (1) | KR100543836B1 (zh) |
CN (1) | CN1167131C (zh) |
DE (1) | DE69838849T2 (zh) |
WO (1) | WO1999009595A1 (zh) |
Families Citing this family (166)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6826827B1 (en) * | 1994-12-29 | 2004-12-07 | Tessera, Inc. | Forming conductive posts by selective removal of conductive material |
EP1154474A4 (en) * | 1999-08-23 | 2008-07-16 | Rohm Co Ltd | SEMICONDUCTOR COMPONENT AND METHOD FOR PRODUCING THEREOF |
EP1195810B1 (en) * | 2000-03-15 | 2011-05-11 | Sumitomo Electric Industries, Ltd. | Method for producing an aluminum-silicon carbide semiconductor substrate the same |
US6400015B1 (en) * | 2000-03-31 | 2002-06-04 | Intel Corporation | Method of creating shielded structures to protect semiconductor devices |
KR100755832B1 (ko) * | 2001-10-18 | 2007-09-07 | 엘지전자 주식회사 | 모듈 패키지 및 모듈 패키징 방법 |
US6673698B1 (en) | 2002-01-19 | 2004-01-06 | Megic Corporation | Thin film semiconductor package utilizing a glass substrate with composite polymer/metal interconnect layers |
TW503496B (en) | 2001-12-31 | 2002-09-21 | Megic Corp | Chip packaging structure and manufacturing process of the same |
TW517361B (en) * | 2001-12-31 | 2003-01-11 | Megic Corp | Chip package structure and its manufacture process |
TW544882B (en) | 2001-12-31 | 2003-08-01 | Megic Corp | Chip package structure and process thereof |
TW584950B (en) * | 2001-12-31 | 2004-04-21 | Megic Corp | Chip packaging structure and process thereof |
DE10209922A1 (de) | 2002-03-07 | 2003-10-02 | Infineon Technologies Ag | Elektronisches Modul, Nutzen mit zu vereinzelnden elektronischen Modulen und Verfahren zu deren Herstellung |
JP3923368B2 (ja) * | 2002-05-22 | 2007-05-30 | シャープ株式会社 | 半導体素子の製造方法 |
EP1369931A1 (en) * | 2002-06-03 | 2003-12-10 | Hitachi, Ltd. | Solar cell and its manufacturing method, metal plate for the same |
JP3938742B2 (ja) * | 2002-11-18 | 2007-06-27 | Necエレクトロニクス株式会社 | 電子部品装置及びその製造方法 |
TWI246761B (en) * | 2003-05-14 | 2006-01-01 | Siliconware Precision Industries Co Ltd | Semiconductor package with build-up layers formed on chip and fabrication method of the semiconductor package |
US8641913B2 (en) * | 2003-10-06 | 2014-02-04 | Tessera, Inc. | Fine pitch microcontacts and method for forming thereof |
US7462936B2 (en) | 2003-10-06 | 2008-12-09 | Tessera, Inc. | Formation of circuitry with modification of feature height |
US7495179B2 (en) * | 2003-10-06 | 2009-02-24 | Tessera, Inc. | Components with posts and pads |
US20050168231A1 (en) * | 2003-12-24 | 2005-08-04 | Young-Gon Kim | Methods and structures for electronic probing arrays |
US7709968B2 (en) * | 2003-12-30 | 2010-05-04 | Tessera, Inc. | Micro pin grid array with pin motion isolation |
US8207604B2 (en) * | 2003-12-30 | 2012-06-26 | Tessera, Inc. | Microelectronic package comprising offset conductive posts on compliant layer |
US7176043B2 (en) * | 2003-12-30 | 2007-02-13 | Tessera, Inc. | Microelectronic packages and methods therefor |
US7453157B2 (en) | 2004-06-25 | 2008-11-18 | Tessera, Inc. | Microelectronic packages and methods therefor |
US7076870B2 (en) * | 2004-08-16 | 2006-07-18 | Pericom Semiconductor Corp. | Manufacturing process for a surface-mount metal-cavity package for an oscillator crystal blank |
KR101313391B1 (ko) | 2004-11-03 | 2013-10-01 | 테세라, 인코포레이티드 | 적층형 패키징 |
US7939934B2 (en) * | 2005-03-16 | 2011-05-10 | Tessera, Inc. | Microelectronic packages and methods therefor |
US7230333B2 (en) * | 2005-04-21 | 2007-06-12 | International Rectifier Corporation | Semiconductor package |
US7514769B1 (en) * | 2005-08-13 | 2009-04-07 | National Semiconductor Corporation | Micro surface mount die package and method |
US7687925B2 (en) | 2005-09-07 | 2010-03-30 | Infineon Technologies Ag | Alignment marks for polarized light lithography and method for use thereof |
US8058101B2 (en) * | 2005-12-23 | 2011-11-15 | Tessera, Inc. | Microelectronic packages and methods therefor |
US8067267B2 (en) * | 2005-12-23 | 2011-11-29 | Tessera, Inc. | Microelectronic assemblies having very fine pitch stacking |
DE102006008937B4 (de) * | 2006-02-27 | 2019-02-28 | Infineon Technologies Ag | Chipkartenmodul |
US7569422B2 (en) * | 2006-08-11 | 2009-08-04 | Megica Corporation | Chip package and method for fabricating the same |
US7510401B2 (en) * | 2006-10-12 | 2009-03-31 | Tessera, Inc. | Microelectronic component with foam-metal posts |
US7719121B2 (en) * | 2006-10-17 | 2010-05-18 | Tessera, Inc. | Microelectronic packages and methods therefor |
US20080150101A1 (en) * | 2006-12-20 | 2008-06-26 | Tessera, Inc. | Microelectronic packages having improved input/output connections and methods therefor |
US7893545B2 (en) * | 2007-07-18 | 2011-02-22 | Infineon Technologies Ag | Semiconductor device |
EP2206145A4 (en) | 2007-09-28 | 2012-03-28 | Tessera Inc | FLIP-CHIP CONNECTION WITH DOUBLE POSTS |
JP5271562B2 (ja) * | 2008-02-15 | 2013-08-21 | 本田技研工業株式会社 | 半導体装置および半導体装置の製造方法 |
JP5271561B2 (ja) * | 2008-02-15 | 2013-08-21 | 本田技研工業株式会社 | 半導体装置および半導体装置の製造方法 |
JP4484934B2 (ja) * | 2008-02-26 | 2010-06-16 | 富士通メディアデバイス株式会社 | 電子部品及びその製造方法 |
US20110163348A1 (en) * | 2008-03-25 | 2011-07-07 | Bridge Semiconductor Corporation | Semiconductor chip assembly with bump/base heat spreader and inverted cavity in bump |
US9018667B2 (en) * | 2008-03-25 | 2015-04-28 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader and dual adhesives |
US8067784B2 (en) * | 2008-03-25 | 2011-11-29 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader and substrate |
US20100072511A1 (en) * | 2008-03-25 | 2010-03-25 | Lin Charles W C | Semiconductor chip assembly with copper/aluminum post/base heat spreader |
US20100052005A1 (en) * | 2008-03-25 | 2010-03-04 | Lin Charles W C | Semiconductor chip assembly with post/base heat spreader and conductive trace |
US20110156090A1 (en) * | 2008-03-25 | 2011-06-30 | Lin Charles W C | Semiconductor chip assembly with post/base/post heat spreader and asymmetric posts |
US8129742B2 (en) * | 2008-03-25 | 2012-03-06 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader and plated through-hole |
US20090284932A1 (en) * | 2008-03-25 | 2009-11-19 | Bridge Semiconductor Corporation | Thermally Enhanced Package with Embedded Metal Slug and Patterned Circuitry |
US8288792B2 (en) * | 2008-03-25 | 2012-10-16 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base/post heat spreader |
US8193556B2 (en) * | 2008-03-25 | 2012-06-05 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader and cavity in post |
US8354688B2 (en) | 2008-03-25 | 2013-01-15 | Bridge Semiconductor Corporation | Semiconductor chip assembly with bump/base/ledge heat spreader, dual adhesives and cavity in bump |
US8314438B2 (en) * | 2008-03-25 | 2012-11-20 | Bridge Semiconductor Corporation | Semiconductor chip assembly with bump/base heat spreader and cavity in bump |
US8148747B2 (en) * | 2008-03-25 | 2012-04-03 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base/cap heat spreader |
US8310043B2 (en) * | 2008-03-25 | 2012-11-13 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader with ESD protection layer |
US8531024B2 (en) * | 2008-03-25 | 2013-09-10 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader and multilevel conductive trace |
US20110278638A1 (en) | 2008-03-25 | 2011-11-17 | Lin Charles W C | Semiconductor chip assembly with post/dielectric/post heat spreader |
US8415703B2 (en) * | 2008-03-25 | 2013-04-09 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base/flange heat spreader and cavity in flange |
US8269336B2 (en) * | 2008-03-25 | 2012-09-18 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader and signal post |
US8378372B2 (en) * | 2008-03-25 | 2013-02-19 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader and horizontal signal routing |
US8324723B2 (en) * | 2008-03-25 | 2012-12-04 | Bridge Semiconductor Corporation | Semiconductor chip assembly with bump/base heat spreader and dual-angle cavity in bump |
US20100181594A1 (en) * | 2008-03-25 | 2010-07-22 | Lin Charles W C | Semiconductor chip assembly with post/base heat spreader and cavity over post |
US8203167B2 (en) * | 2008-03-25 | 2012-06-19 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader and adhesive between base and terminal |
US8212279B2 (en) * | 2008-03-25 | 2012-07-03 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader, signal post and cavity |
US8329510B2 (en) * | 2008-03-25 | 2012-12-11 | Bridge Semiconductor Corporation | Method of making a semiconductor chip assembly with a post/base heat spreader with an ESD protection layer |
US8525214B2 (en) | 2008-03-25 | 2013-09-03 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader with thermal via |
US7948076B2 (en) * | 2008-03-25 | 2011-05-24 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader and vertical signal routing |
US8232576B1 (en) | 2008-03-25 | 2012-07-31 | Bridge Semiconductor Corporation | Semiconductor chip assembly with post/base heat spreader and ceramic block in post |
US8207553B2 (en) * | 2008-03-25 | 2012-06-26 | Bridge Semiconductor Corporation | Semiconductor chip assembly with base heat spreader and cavity in base |
US8273603B2 (en) * | 2008-04-04 | 2012-09-25 | The Charles Stark Draper Laboratory, Inc. | Interposers, electronic modules, and methods for forming the same |
US8017451B2 (en) | 2008-04-04 | 2011-09-13 | The Charles Stark Draper Laboratory, Inc. | Electronic modules and methods for forming the same |
CN102017133B (zh) * | 2008-05-09 | 2012-10-10 | 国立大学法人九州工业大学 | 芯片尺寸两面连接封装件及其制造方法 |
US8253241B2 (en) | 2008-05-20 | 2012-08-28 | Infineon Technologies Ag | Electronic module |
US20100044860A1 (en) * | 2008-08-21 | 2010-02-25 | Tessera Interconnect Materials, Inc. | Microelectronic substrate or element having conductive pads and metal posts joined thereto using bond layer |
WO2010041630A1 (ja) * | 2008-10-10 | 2010-04-15 | 日本電気株式会社 | 半導体装置及びその製造方法 |
US8324653B1 (en) | 2009-08-06 | 2012-12-04 | Bridge Semiconductor Corporation | Semiconductor chip assembly with ceramic/metal substrate |
CN102009097B (zh) * | 2009-09-04 | 2012-12-12 | 合谥螺丝五金股份有限公司 | 金属板材单面卡榫成型方法及具有金属板材单面卡榫的优盘 |
US8569894B2 (en) | 2010-01-13 | 2013-10-29 | Advanced Semiconductor Engineering, Inc. | Semiconductor package with single sided substrate design and manufacturing methods thereof |
US20110215450A1 (en) * | 2010-03-05 | 2011-09-08 | Chi Heejo | Integrated circuit packaging system with encapsulation and method of manufacture thereof |
US8241956B2 (en) * | 2010-03-08 | 2012-08-14 | Stats Chippac, Ltd. | Semiconductor device and method of forming wafer level multi-row etched lead package |
US8349658B2 (en) * | 2010-05-26 | 2013-01-08 | Stats Chippac, Ltd. | Semiconductor device and method of forming conductive posts and heat sink over semiconductor die using leadframe |
US9269691B2 (en) * | 2010-05-26 | 2016-02-23 | Stats Chippac, Ltd. | Semiconductor device and method of making an embedded wafer level ball grid array (EWLB) package on package (POP) device with a slotted metal carrier interposer |
US8653670B2 (en) * | 2010-06-29 | 2014-02-18 | General Electric Company | Electrical interconnect for an integrated circuit package and method of making same |
US9570376B2 (en) | 2010-06-29 | 2017-02-14 | General Electric Company | Electrical interconnect for an integrated circuit package and method of making same |
US8330272B2 (en) | 2010-07-08 | 2012-12-11 | Tessera, Inc. | Microelectronic packages with dual or multiple-etched flip-chip connectors |
US8482111B2 (en) | 2010-07-19 | 2013-07-09 | Tessera, Inc. | Stackable molded microelectronic packages |
US9159708B2 (en) | 2010-07-19 | 2015-10-13 | Tessera, Inc. | Stackable molded microelectronic packages with area array unit connectors |
US8580607B2 (en) | 2010-07-27 | 2013-11-12 | Tessera, Inc. | Microelectronic packages with nanoparticle joining |
US8076184B1 (en) * | 2010-08-16 | 2011-12-13 | Stats Chippac, Ltd. | Semiconductor device and method of forming wafer-level multi-row etched leadframe with base leads and embedded semiconductor die |
KR101075241B1 (ko) | 2010-11-15 | 2011-11-01 | 테세라, 인코포레이티드 | 유전체 부재에 단자를 구비하는 마이크로전자 패키지 |
US8853558B2 (en) | 2010-12-10 | 2014-10-07 | Tessera, Inc. | Interconnect structure |
US20120146206A1 (en) | 2010-12-13 | 2012-06-14 | Tessera Research Llc | Pin attachment |
US9406658B2 (en) | 2010-12-17 | 2016-08-02 | Advanced Semiconductor Engineering, Inc. | Embedded component device and manufacturing methods thereof |
US9137903B2 (en) | 2010-12-21 | 2015-09-15 | Tessera, Inc. | Semiconductor chip assembly and method for making same |
US8487426B2 (en) * | 2011-03-15 | 2013-07-16 | Advanced Semiconductor Engineering, Inc. | Semiconductor package with embedded die and manufacturing methods thereof |
KR101128063B1 (ko) | 2011-05-03 | 2012-04-23 | 테세라, 인코포레이티드 | 캡슐화 층의 표면에 와이어 본드를 구비하는 패키지 적층형 어셈블리 |
US8618659B2 (en) | 2011-05-03 | 2013-12-31 | Tessera, Inc. | Package-on-package assembly with wire bonds to encapsulation surface |
US20140090234A1 (en) * | 2011-05-23 | 2014-04-03 | University Of Massachusetts | Apparatus and methods for multi-scale alignment and fastening |
US8872318B2 (en) | 2011-08-24 | 2014-10-28 | Tessera, Inc. | Through interposer wire bond using low CTE interposer with coarse slot apertures |
US8836136B2 (en) | 2011-10-17 | 2014-09-16 | Invensas Corporation | Package-on-package assembly with wire bond vias |
US8959757B2 (en) * | 2011-12-29 | 2015-02-24 | Rf Micro Devices, Inc. | Method of manufacturing an electronic module |
US8946757B2 (en) | 2012-02-17 | 2015-02-03 | Invensas Corporation | Heat spreading substrate with embedded interconnects |
US9349706B2 (en) | 2012-02-24 | 2016-05-24 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
US8372741B1 (en) | 2012-02-24 | 2013-02-12 | Invensas Corporation | Method for package-on-package assembly with wire bonds to encapsulation surface |
US8835228B2 (en) | 2012-05-22 | 2014-09-16 | Invensas Corporation | Substrate-less stackable package with wire-bond interconnect |
US9391008B2 (en) | 2012-07-31 | 2016-07-12 | Invensas Corporation | Reconstituted wafer-level package DRAM |
US9502390B2 (en) | 2012-08-03 | 2016-11-22 | Invensas Corporation | BVA interposer |
US8912670B2 (en) * | 2012-09-28 | 2014-12-16 | Intel Corporation | Bumpless build-up layer package including an integrated heat spreader |
US9136236B2 (en) | 2012-09-28 | 2015-09-15 | Intel Corporation | Localized high density substrate routing |
US8975738B2 (en) | 2012-11-12 | 2015-03-10 | Invensas Corporation | Structure for microelectronic packaging with terminals on dielectric mass |
US9190380B2 (en) | 2012-12-06 | 2015-11-17 | Intel Corporation | High density substrate routing in BBUL package |
US8878353B2 (en) | 2012-12-20 | 2014-11-04 | Invensas Corporation | Structure for microelectronic packaging with bond elements to encapsulation surface |
TWI540768B (zh) * | 2012-12-21 | 2016-07-01 | 鴻海精密工業股份有限公司 | 發光晶片組合及其製造方法 |
US9136254B2 (en) | 2013-02-01 | 2015-09-15 | Invensas Corporation | Microelectronic package having wire bond vias and stiffening layer |
US9023691B2 (en) | 2013-07-15 | 2015-05-05 | Invensas Corporation | Microelectronic assemblies with stack terminals coupled by connectors extending through encapsulation |
US9034696B2 (en) | 2013-07-15 | 2015-05-19 | Invensas Corporation | Microelectronic assemblies having reinforcing collars on connectors extending through encapsulation |
US8883563B1 (en) | 2013-07-15 | 2014-11-11 | Invensas Corporation | Fabrication of microelectronic assemblies having stack terminals coupled by connectors extending through encapsulation |
US9167710B2 (en) | 2013-08-07 | 2015-10-20 | Invensas Corporation | Embedded packaging with preformed vias |
US9685365B2 (en) | 2013-08-08 | 2017-06-20 | Invensas Corporation | Method of forming a wire bond having a free end |
US20150076714A1 (en) | 2013-09-16 | 2015-03-19 | Invensas Corporation | Microelectronic element with bond elements to encapsulation surface |
US9349703B2 (en) | 2013-09-25 | 2016-05-24 | Intel Corporation | Method for making high density substrate interconnect using inkjet printing |
US9159690B2 (en) | 2013-09-25 | 2015-10-13 | Intel Corporation | Tall solders for through-mold interconnect |
US9087815B2 (en) | 2013-11-12 | 2015-07-21 | Invensas Corporation | Off substrate kinking of bond wire |
US9082753B2 (en) | 2013-11-12 | 2015-07-14 | Invensas Corporation | Severing bond wire by kinking and twisting |
US9379074B2 (en) | 2013-11-22 | 2016-06-28 | Invensas Corporation | Die stacks with one or more bond via arrays of wire bond wires and with one or more arrays of bump interconnects |
US9583456B2 (en) | 2013-11-22 | 2017-02-28 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
US9263394B2 (en) | 2013-11-22 | 2016-02-16 | Invensas Corporation | Multiple bond via arrays of different wire heights on a same substrate |
KR102004777B1 (ko) * | 2013-12-27 | 2019-10-01 | 삼성전기주식회사 | 패키지 제조 방법 및 그를 이용한 패키지 |
US9583411B2 (en) | 2014-01-17 | 2017-02-28 | Invensas Corporation | Fine pitch BVA using reconstituted wafer with area array accessible for testing |
US9214454B2 (en) | 2014-03-31 | 2015-12-15 | Invensas Corporation | Batch process fabrication of package-on-package microelectronic assemblies |
US10381326B2 (en) | 2014-05-28 | 2019-08-13 | Invensas Corporation | Structure and method for integrated circuits packaging with increased density |
US9646917B2 (en) | 2014-05-29 | 2017-05-09 | Invensas Corporation | Low CTE component with wire bond interconnects |
US9412714B2 (en) | 2014-05-30 | 2016-08-09 | Invensas Corporation | Wire bond support structure and microelectronic package including wire bonds therefrom |
US9502270B2 (en) | 2014-07-08 | 2016-11-22 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor device packages, packaging methods, and packaged semiconductor devices |
US9431319B2 (en) * | 2014-08-01 | 2016-08-30 | Linear Technology Corporation | Exposed, solderable heat spreader for integrated circuit packages |
US9735084B2 (en) | 2014-12-11 | 2017-08-15 | Invensas Corporation | Bond via array for thermal conductivity |
US9888579B2 (en) | 2015-03-05 | 2018-02-06 | Invensas Corporation | Pressing of wire bond wire tips to provide bent-over tips |
WO2016148726A1 (en) * | 2015-03-19 | 2016-09-22 | Intel Corporation | Radio die package with backside conductive plate |
US9502372B1 (en) | 2015-04-30 | 2016-11-22 | Invensas Corporation | Wafer-level packaging using wire bond wires in place of a redistribution layer |
US9761554B2 (en) | 2015-05-07 | 2017-09-12 | Invensas Corporation | Ball bonding metal wire bond wires to metal pads |
US9847230B2 (en) * | 2015-06-09 | 2017-12-19 | The Charles Stark Draper Laboratory, Inc. | Method and apparatus for using universal cavity wafer in wafer level packaging |
US10886250B2 (en) | 2015-07-10 | 2021-01-05 | Invensas Corporation | Structures and methods for low temperature bonding using nanoparticles |
US9633971B2 (en) | 2015-07-10 | 2017-04-25 | Invensas Corporation | Structures and methods for low temperature bonding using nanoparticles |
US9543249B1 (en) * | 2015-09-21 | 2017-01-10 | Dyi-chung Hu | Package substrate with lateral communication circuitry |
US10490528B2 (en) | 2015-10-12 | 2019-11-26 | Invensas Corporation | Embedded wire bond wires |
US9490222B1 (en) | 2015-10-12 | 2016-11-08 | Invensas Corporation | Wire bond wires for interference shielding |
US10332854B2 (en) | 2015-10-23 | 2019-06-25 | Invensas Corporation | Anchoring structure of fine pitch bva |
US10181457B2 (en) | 2015-10-26 | 2019-01-15 | Invensas Corporation | Microelectronic package for wafer-level chip scale packaging with fan-out |
US9735131B2 (en) | 2015-11-10 | 2017-08-15 | Taiwan Semiconductor Manufacturing Company, Ltd. | Multi-stack package-on-package structures |
US9911718B2 (en) | 2015-11-17 | 2018-03-06 | Invensas Corporation | ‘RDL-First’ packaged microelectronic device for a package-on-package device |
US9659848B1 (en) | 2015-11-18 | 2017-05-23 | Invensas Corporation | Stiffened wires for offset BVA |
US9984992B2 (en) | 2015-12-30 | 2018-05-29 | Invensas Corporation | Embedded wire bond wires for vertical integration with separate surface mount and wire bond mounting surfaces |
EP3410476A4 (en) | 2016-01-31 | 2019-09-11 | Shindengen Electric Manufacturing Co., Ltd. | SEMICONDUCTOR MODULE |
JP6254299B2 (ja) * | 2016-01-31 | 2017-12-27 | 新電元工業株式会社 | 半導体モジュール |
US10586757B2 (en) | 2016-05-27 | 2020-03-10 | Linear Technology Corporation | Exposed solderable heat spreader for flipchip packages |
US9935075B2 (en) | 2016-07-29 | 2018-04-03 | Invensas Corporation | Wire bonding method and apparatus for electromagnetic interference shielding |
US10299368B2 (en) | 2016-12-21 | 2019-05-21 | Invensas Corporation | Surface integrated waveguides and circuit structures therefor |
CN108269765B (zh) * | 2016-12-30 | 2021-11-26 | 意法半导体有限公司 | 半导体传感器封装体 |
WO2018211683A1 (ja) * | 2017-05-19 | 2018-11-22 | 新電元工業株式会社 | 電子モジュール、接続体の製造方法及び電子モジュールの製造方法 |
US10206286B2 (en) * | 2017-06-26 | 2019-02-12 | Infineon Technologies Austria Ag | Embedding into printed circuit board with drilling |
TWM555065U (zh) * | 2017-09-05 | 2018-02-01 | 恆勁科技股份有限公司 | 電子封裝件及其封裝基板 |
US20200035614A1 (en) * | 2018-07-30 | 2020-01-30 | Powertech Technology Inc. | Package structure and manufacturing method thereof |
JP6775071B2 (ja) * | 2018-10-05 | 2020-10-28 | 日本特殊陶業株式会社 | 配線基板 |
JP6936839B2 (ja) * | 2018-10-05 | 2021-09-22 | 日本特殊陶業株式会社 | 配線基板 |
US11676955B2 (en) * | 2020-06-10 | 2023-06-13 | Micron Technology, Inc. | Separation method and assembly for chip-on-wafer processing |
CN112038322B (zh) * | 2020-08-20 | 2022-02-22 | 武汉华星光电半导体显示技术有限公司 | 薄膜覆晶封装结构以及薄膜覆晶封装方法 |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5177173A (en) * | 1974-12-27 | 1976-07-03 | Tokyo Shibaura Electric Co | Handotaisochino tanshikozo |
JPS5591844A (en) * | 1978-12-28 | 1980-07-11 | Fujitsu Ltd | Electronic parts package |
JPS61166050A (ja) * | 1984-12-07 | 1986-07-26 | Fujitsu Ltd | Icパツケ−ジの捺印方法 |
JPH03155144A (ja) | 1989-11-13 | 1991-07-03 | Sharp Corp | ベアー半導体icチップ実装方法 |
JPH0458539A (ja) * | 1990-06-27 | 1992-02-25 | Mitsubishi Electric Corp | 混成集積回路装置 |
JPH0547856A (ja) | 1991-08-19 | 1993-02-26 | Fujitsu Ltd | 半導体装置とその製造方法 |
JPH06164088A (ja) * | 1991-10-31 | 1994-06-10 | Sanyo Electric Co Ltd | 混成集積回路装置 |
US5278446A (en) * | 1992-07-06 | 1994-01-11 | Motorola, Inc. | Reduced stress plastic package |
US6081028A (en) * | 1994-03-29 | 2000-06-27 | Sun Microsystems, Inc. | Thermal management enhancements for cavity packages |
JPH07326708A (ja) * | 1994-06-01 | 1995-12-12 | Toppan Printing Co Ltd | マルチチップモジュール半導体装置 |
US5656550A (en) * | 1994-08-24 | 1997-08-12 | Fujitsu Limited | Method of producing a semicondutor device having a lead portion with outer connecting terminal |
US6184575B1 (en) * | 1994-08-26 | 2001-02-06 | National Semiconductor Corporation | Ultra-thin composite package for integrated circuits |
EP0735806B1 (en) * | 1995-03-22 | 1997-09-10 | Hitachi, Ltd. | Package board |
US6159770A (en) * | 1995-11-08 | 2000-12-12 | Fujitsu Limited | Method and apparatus for fabricating semiconductor device |
-
1998
- 1998-08-19 CN CNB988082535A patent/CN1167131C/zh not_active Expired - Fee Related
- 1998-08-19 US US09/485,400 patent/US6495914B1/en not_active Expired - Fee Related
- 1998-08-19 WO PCT/JP1998/003668 patent/WO1999009595A1/ja active IP Right Grant
- 1998-08-19 DE DE69838849T patent/DE69838849T2/de not_active Expired - Lifetime
- 1998-08-19 KR KR1020007001632A patent/KR100543836B1/ko not_active IP Right Cessation
- 1998-08-19 EP EP98938890A patent/EP1030369B1/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP1030369A4 (en) | 2006-03-29 |
CN1267396A (zh) | 2000-09-20 |
DE69838849D1 (de) | 2008-01-24 |
WO1999009595A1 (en) | 1999-02-25 |
KR20010023024A (ko) | 2001-03-26 |
KR100543836B1 (ko) | 2006-01-23 |
DE69838849T2 (de) | 2008-12-11 |
EP1030369B1 (en) | 2007-12-12 |
US6495914B1 (en) | 2002-12-17 |
EP1030369A1 (en) | 2000-08-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1167131C (zh) | 基底基板及制作用来装载多个半导体裸芯片器件的构造体的方法 | |
KR100938970B1 (ko) | 반도체 장치 및 그 제조 방법 | |
US7245021B2 (en) | Micropede stacked die component assembly | |
US5475264A (en) | Arrangement having multilevel wiring structure used for electronic component module | |
KR100486832B1 (ko) | 반도체 칩과 적층 칩 패키지 및 그 제조 방법 | |
CN1314117C (zh) | 集成电路封装结构及集成电路封装方法 | |
US20060223199A1 (en) | Semiconductor device and manufacturing method thereof | |
US7408257B2 (en) | Packaging chip and packaging method thereof | |
CN1523665A (zh) | 半导体装置及其制造方法 | |
CN1722421A (zh) | 包括再分布图案的半导体封装及其制造方法 | |
CN1835229A (zh) | 半导体器件和制造半导体器件的方法 | |
CN1658372A (zh) | 半导体装置及其制造方法 | |
CN1905175A (zh) | 半导体装置及其制造方法 | |
CN1856875A (zh) | 半导体器件及其制造方法、识别标签和信息载体 | |
CN1160290A (zh) | 半导体晶片、半导体器件和半导体器件的制造方法 | |
CN1692495A (zh) | 半导体集成装置及其制造方法 | |
CN1551344A (zh) | 半导体装置和层叠型半导体装置以及它们的制造方法 | |
JP4334397B2 (ja) | 半導体装置及びその製造方法 | |
US10163746B2 (en) | Semiconductor package with improved signal stability and method of manufacturing the same | |
CN111081554A (zh) | 一种嵌入式封装结构及其制造方法 | |
CN1822339A (zh) | 用于将电子部件或类似部件集成至衬底中的方法 | |
CN1681116A (zh) | 半导体装置 | |
CN111312665B (zh) | 封装结构及其制造方法 | |
CN1309069C (zh) | 半导体器件及其制造方法、电路基板和电子设备 | |
CN112133679A (zh) | 半导体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20040915 Termination date: 20140819 |
|
EXPY | Termination of patent right or utility model |