CN111066142B - 功率半导体装置及功率半导体装置的制造方法 - Google Patents
功率半导体装置及功率半导体装置的制造方法 Download PDFInfo
- Publication number
- CN111066142B CN111066142B CN201780094087.5A CN201780094087A CN111066142B CN 111066142 B CN111066142 B CN 111066142B CN 201780094087 A CN201780094087 A CN 201780094087A CN 111066142 B CN111066142 B CN 111066142B
- Authority
- CN
- China
- Prior art keywords
- resin
- semiconductor device
- power semiconductor
- encapsulation
- semiconductor element
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/16—Fillings or auxiliary members in containers or encapsulations, e.g. centering rings
- H01L23/18—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device
- H01L23/24—Fillings characterised by the material, its physical or chemical properties, or its arrangement within the complete device solid or gel at the normal operating temperature of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/29—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3135—Double encapsulation or coating and encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
- H01L2224/331—Disposition
- H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/33181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L2224/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
- H01L2224/37001—Core members of the connector
- H01L2224/37099—Material
- H01L2224/371—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/37138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/37147—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/40137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73221—Strap and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/848—Bonding techniques
- H01L2224/84801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/84909—Post-treatment of the connector or bonding area
- H01L2224/8492—Applying permanent coating, e.g. protective coating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/36—Structure, shape, material or disposition of the strap connectors prior to the connecting process
- H01L24/37—Structure, shape, material or disposition of the strap connectors prior to the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1027—IV
- H01L2924/10272—Silicon Carbide [SiC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/12—Passive devices, e.g. 2 terminal devices
- H01L2924/1203—Rectifying Diode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Abstract
本发明的目的在于,对于功率半导体装置,抑制封装树脂的裂纹和半导体装置的翘曲。本发明的功率半导体装置具有:半导体元件(4、6);端子(9),其与所述半导体元件(4、6)的上表面接合;框体(14),其将半导体元件(4、6)以及端子(9)收容;以及封装树脂,其在框体(14)内将半导体元件(4、6)以及端子(9)封装,封装树脂具有:第1封装树脂(21),其至少将半导体元件(4、6)覆盖;以及第2封装树脂(22),其形成于第1封装树脂(21)的上方,在半导体元件(4、6)的工作温度下,第1封装树脂(21)与第2封装树脂(22)相比线膨胀系数小,第1封装树脂(21)与端子(9)之间的线膨胀系数之差比第2封装树脂(22)与端子(9)之间的线膨胀系数之差小。
Description
技术领域
本发明涉及功率半导体装置及功率半导体装置的制造方法。
背景技术
以往的功率半导体装置具有:基座板;壳体,其设置于基座板之上;以及封装树脂,其填充于壳体内。在专利文献1中记载有功率半导体装置,该功率半导体装置通过在由Al合金构成的基座板中埋入以Cu或Fe为材料的加强板,从而减小基座板的线膨胀系数,降低使基座板的背面凸出的翘曲。
但是,在专利文献1的功率半导体装置中存在如下问题,即,由于向基座板加入不同的材料而导致成本增加、以及在不同的材料之间的接触部处热阻恶化。
专利文献1:日本特开2006-100320号公报
发明内容
近年来,对于功率半导体装置,要求确保高温下的工作,但由于封装树脂与被封装树脂封装的内材之间的线膨胀系数之差,在高温时应力施加于封装树脂,有时产生裂纹。
作为使封装树脂的线膨胀系数接近内材的线膨胀系数而减小应力的方法,想到提高封装树脂的固化温度。但是,如果提高封装树脂的固化温度,则固化收缩量变大,因此存在功率半导体装置大幅翘曲的问题。如此,抑制封装树脂的裂纹与抑制功率半导体装置的翘曲处于折衷选择的关系。
本发明就是为了解决上述这样的问题而提出的,其目的在于,对于功率半导体装置,抑制封装树脂的裂纹和半导体装置的翘曲。
本发明的功率半导体装置具有:半导体元件;端子,其与半导体元件的上表面接合;框体,其将半导体元件以及端子收容;以及封装树脂,其在框体内将半导体元件以及端子封装。封装树脂具有:第1封装树脂,其至少将半导体元件覆盖;以及第2封装树脂,其形成于第1封装树脂的上方。在半导体元件的工作温度下,第1封装树脂与第2封装树脂相比线膨胀系数小,第1封装树脂与端子之间的线膨胀系数之差比第2封装树脂与端子之间的线膨胀系数之差小。
发明的效果
就本发明的功率半导体装置而言,使封装树脂由至少将半导体元件覆盖的第1封装树脂和在第1封装树脂的上方形成的第2封装树脂构成。并且,设定为,在半导体元件的工作温度下,第1封装树脂与第2封装树脂相比线膨胀系数小,第1封装树脂与端子之间的线膨胀系数之差比第2封装树脂与端子之间的线膨胀系数之差小。就容易对半导体元件产生影响的第1封装树脂而言,由与端子的线膨胀系数之差引起的应力比第2封装树脂小,因此能够抑制由该应力引起的裂纹。另外,由于第2封装树脂与第1封装树脂相比线膨胀系数大,因此能够将固化温度设定得低。因此,能够减小第2封装树脂的热固化时的收缩量,抑制功率半导体装置的翘曲。
附图说明
图1是表示实施方式1的功率半导体装置的结构的剖面图。
图2是表示对比例的功率半导体装置的结构的剖面图。
图3是按封装树脂的固化温度分别示出封装树脂的线膨胀系数的温度依赖性的图。
图4是对实施方式1的功率半导体装置的制造工序进行说明的图。
图5是表示实施方式2的功率半导体装置的结构的剖面图。
图6是表示实施方式3的功率半导体装置的结构的剖面图。
具体实施方式
<A.实施方式1>
<A-1.结构>
图1是表示本实施方式的功率半导体装置101的结构的剖面图。功率半导体装置101例如广泛用于家电、工业、汽车、电车等。以下,参照图1对功率半导体装置101的结构进行说明。
功率半导体装置101具有绝缘图案1、导电图案2、IGBT芯片4、二极管芯片6、内框9、12、主端子10、铝线11、信号端子13、内嵌壳体14以及散热针鳍16。在绝缘图案1的上表面形成有2个导电图案2,在这些导电图案2之上分别通过焊料3、5而接合有作为半导体元件的IGBT芯片4以及二极管芯片6。
内框9分别通过焊料7而与IGBT芯片4的上表面接合,通过焊料8而与二极管芯片6的上表面接合。内框9例如由铜形成,与主端子10是相同部件。
在IGBT芯片4的上表面接合有铝线11。铝线11的一端与IGBT芯片4的上表面接合,另一端与内框12接合。内框12例如由铜形成,与信号端子13是相同部件。
在绝缘图案1的下表面接合有散热针鳍16。换言之,绝缘图案1设置在导电图案2与散热针鳍16之间,使两者绝缘。绝缘图案1、导电图案2、IGBT芯片4、二极管芯片6、内框9、12以及铝线11被收容于内嵌壳体14。内嵌壳体14是形成功率半导体装置的外形的框体,具有绝缘功能。散热针鳍16从内嵌壳体14的下表面露出,用于功率半导体装置101的散热。
在内嵌壳体14的内部填充作为第1封装树脂的封装树脂21和作为第2封装树脂的封装树脂22。封装树脂21填充于内嵌壳体14的内部的下侧,将IGBT芯片4和二极管芯片6覆盖。封装树脂22填充于封装树脂21的上侧,即内嵌壳体14的内部的上侧。另外,封装树脂21在大于或等于125℃而小于或等于200℃的高温域具有比封装树脂22低的线膨胀系数。即,如果将封装树脂21的线膨胀系数设为α1,将封装树脂22的线膨胀系数设为α2,则在上述高温域呈α1<α2的关系。
图2是表示本实施方式的对比例的功率半导体装置101E的结构的剖面图。就功率半导体装置101E而言,在内嵌壳体14的内部仅填充有一种封装树脂23来代替封装树脂21、22,仅这一点与功率半导体装置101不同。
图3是按封装树脂的固化温度分别示出封装树脂的线膨胀系数的温度依赖性的图表。纵轴表示线膨胀系数α(ppm/℃),横轴表示温度(℃)。并且,双点划线示出固化温度为140℃的封装树脂的特性,实线示出固化温度为160℃的封装树脂的特性,单点划线示出固化温度为180℃的封装树脂的特性,虚线示出固化温度为200℃的封装树脂的特性。
另外,就功率半导体装置101E而言,被封装树脂23封装、通过焊料7、8而与IGBT芯片4以及二极管芯片6接合的内框9通常使用铜。这是因为铜的电阻低,由此抑制了功率半导体装置101E的通电时损耗。在大于或等于20℃而小于或等于227℃的温度范围,铜的线膨胀系数α为16.5-18.3(ppm/℃),为大约17(ppm/℃)。
参照图3,对固化温度为140℃的封装树脂23的线膨胀系数进行讨论。在功率半导体装置的工作温度为125℃时,封装树脂23的线膨胀系数为大约17-20(ppm/℃),与内框9的线膨胀系数的大约17(ppm/℃)大致相等。因此,在封装树脂23和内框9之间的接触部处产生的应力小。
但是,目前由于半导体元件采用SiC等,因此对于功率半导体装置,要求确保高温工作,要求使工作确保范围的上限从以往的125℃上升25℃而上升至150℃。在这里,如果对功率半导体装置101E的工作温度为150℃时进行讨论,则封装树脂23的线膨胀系数变为大于或等于30(ppm/℃),相对于内框9的线膨胀系数的大约17(ppm/℃),成为比它还大10(ppm/℃)以上的值。这样,如果线膨胀系数不同的2个部件接触,则产生应力,作为结果而可能在封装树脂23产生裂纹。
作为针对该问题的对策,有效的是通过将封装树脂23的固化温度例如从140℃升高到160℃,从而抑制封装树脂23与内框9之间的线膨胀系数之差。在功率半导体装置101E的工作温度为150℃时,固化温度为160℃的封装树脂23的线膨胀系数为17(ppm/℃)左右,与内框9的线膨胀系数的大约17(ppm/℃)大致相等。由此,能够抑制通过线膨胀系数之差而产生的应力。
但是,由于封装树脂23通常采用热固性树脂,因此固化温度与热固化时的收缩量存在正相关。例如,如果使封装树脂23的固化温度从140℃升高到160℃,则热固化时的收缩量也变大。其结果,存在散热针鳍16等功率半导体装置101E的翘曲量变大的问题。
图1所示的功率半导体装置101同时抑制由线膨胀系数之差引起的封装树脂的裂纹和由封装树脂的热固化时的收缩引起的功率半导体装置的翘曲。
首先,通过使封装树脂21的固化温度比封装树脂22高,从而在大于或等于125℃而小于或等于200℃的高温域,使封装树脂21的线膨胀系数为大约17(ppm/℃)。这样,通过使封装树脂21的线膨胀系数接近内框9,从而能够抑制由线膨胀系数之差引起的封装树脂21的裂纹。
由于封装树脂21与封装树脂22相比固化温度高,因此在热固化时封装树脂21与封装树脂22相比收缩得大。但是,由于封装树脂21设置于功率半导体装置101的中央部的下侧,因此能够抑制由封装树脂21的收缩引起的功率半导体装置101的翘曲。此外,这里,将内框9的从下表面向上表面的高度方向的中央部设为功率半导体装置101的中央部。
封装树脂22设置于功率半导体装置101的中央部的上侧,但由于与封装树脂21相比固化温度低,因此热固化时不会像封装树脂21那样收缩。因此,功率半导体装置101整体的翘曲得到抑制。
此外,由于封装树脂22在大于或等于125℃而小于或等于200℃的高温域的线膨胀系数比内框9大,因此可能产生由线膨胀系数之差引起的应力。但是,由于封装树脂22不直接覆盖IGBT芯片4以及二极管芯片6,因此,即使在封装树脂22产生了裂纹,对IGBT芯片4以及二极管芯片6的影响也小,确保了功率半导体装置101的可靠性。
<A-2.制造方法>
对功率半导体装置101的制造方法进行说明。
首先,在绝缘图案1的上表面形成导电图案2,在导电图案2之上经由焊料3、5而接合IGBT芯片4和二极管芯片6。
接下来,在IGBT芯片4的上表面经由焊料7、8而接合内框9。
在绝缘图案1的下表面接合散热针鳍16。
接下来,将散热针鳍16、绝缘图案1、导电图案2、IGBT芯片4、二极管芯片6以及内框9的接合体收容于内嵌壳体14。此时,使散热针鳍16的下表面从内嵌壳体14露出。
接下来,在内嵌壳体14形成信号端子侧的内框12,通过铝线11将内框12与IGBT芯片4的上表面键合。
然后,使用树脂注入装置向内嵌壳体14内浇注封装树脂21。此时,封装树脂21是以至少将IGBT芯片4以及二极管芯片6覆盖的方式填充的。并且,通过封装树脂21将特别地施加由线膨胀系数之差引起的应力的内框9的下表面的边缘覆盖,由此能够有效地抑制由线膨胀系数之差引起的应力所导致的裂纹。
另外,如图1所示,优选铝线11全部被封装树脂21覆盖。如果铝线11由封装树脂21和封装树脂22这两者封装,则由封装树脂21与封装树脂22的线膨胀系数之差引起的应力会施加于铝线11。但是,通过由封装树脂21覆盖铝线11的整体,从而能够防止上述应力施加于铝线11。
接下来,通过加热使封装树脂21固化。这里的封装树脂21的固化温度即第1温度设为例如140℃,设定得比后述的封装树脂22的固化温度即第2温度低。
在内框9使用铜的情况下,由于封装树脂21固化时的热量而使内框9的表面氧化,内框9与内嵌壳体14之间的粘接强度下降。因此,在封装树脂21固化之后,如图4的箭头31所示,对封装树脂21以及内框9的上表面进行紫外线(UV)照射。由此,除了内框9与内嵌壳体14之间的粘接强度增加以外,还提高了封装树脂21、22间的粘接强度。其结果,能够得到具有高可靠性的功率半导体装置101。
然后,使用树脂注入装置向内嵌壳体14内浇注封装树脂22,在封装树脂21的上方填充封装树脂22。然后,通过加热而使封装树脂22固化。将封装树脂22的固化温度即第2温度设为例如180℃,设定得比封装树脂21的固化温度即第1温度低。由此,完成功率半导体装置101。
<A-3.效果>
如以上说明的那样,实施方式1的功率半导体装置101具有:作为半导体元件的IGBT芯片4以及二极管芯片6;作为端子的内框9,其与半导体元件的上表面接合;作为框体的内嵌壳体14,其对半导体元件以及内框9进行收容;以及封装树脂,其在内嵌壳体内将半导体元件以及内框9封装。并且,封装树脂具有至少将半导体元件覆盖的第1封装树脂即封装树脂21和在封装树脂21的上方形成的第2封装树脂即封装树脂22。另外,在半导体元件的工作温度下,封装树脂21与封装树脂22相比线膨胀系数小,封装树脂21与内框9之间的线膨胀系数之差比封装树脂22与内框9之间的线膨胀系数之差小。
如上所述,通过使将半导体元件覆盖的封装树脂21的线膨胀系数接近内框9,从而能够缓和由于封装树脂21与内框9之间的线膨胀系数之差而施加至封装树脂21的应力。因此,抑制了封装树脂21的裂纹。另外,通过在封装树脂21的上方设置线膨胀系数更大的封装树脂22,从而能够使封装树脂22的固化温度比封装树脂21小。因此,封装树脂22热固化时的收缩量比封装树脂21小。其结果,与仅通过封装树脂21而将内嵌壳体14内进行封装的情况相比,能够将功率半导体装置101的翘曲抑制两成。
在内框9的半导体元件侧的面即下表面的边缘的周边,强烈地施加有由与内框9之间的线膨胀系数之差引起的应力,容易产生裂纹。因此,就功率半导体装置101而言,通过由封装树脂21将内框9的下表面的边缘覆盖,从而能够有效地抑制由于因与内框9之间的线膨胀系数之差引起的应力而使封装树脂21产生的裂纹。
就功率半导体装置101而言,在内框9使用铜的情况下。铜的线膨胀系数在大于或等于20℃而小于或等于227℃的温度范围为大约17(ppm/℃)。因此,通过将封装树脂21的固化温度设为大于或等于160℃,从而能够在150℃的工作温度下实现与内框9接近的线膨胀系数。因此,能够抑制由于线膨胀系数之差而使封装树脂21产生的裂纹。
在IGBT芯片4或二极管芯片6这样的半导体元件是SiC半导体元件的情况下,功率半导体装置101要求确保高温工作。但是,在高温工作区域,通过使封装树脂21的线膨胀系数比封装树脂22小,使封装树脂21与内框9之间的线膨胀系数之差比封装树脂22与内框9之间的线膨胀系数之差小,从而能够缓和施加于封装树脂21的应力,并且抑制功率半导体装置101整体的翘曲。
封装树脂21和封装树脂22也可以使用相同的材料。通过使用相同的材料,从而能够使封装树脂21和封装树脂22共用树脂注入装置,可以削减树脂注入装置的引入费用以及配置面积。因此,能够降低功率半导体装置101的制造成本。
在实施方式1的功率半导体装置101的制造方法中,使内框9与IGBT芯片4以及二极管芯片6的上表面接合,由内嵌壳体14收容IGBT芯片4、二极管芯片6以及内框9,以内框9的上表面露出的方式通过封装树脂21将内嵌壳体14内的IGBT芯片4以及二极管芯片6覆盖,使封装树脂21在第1温度下固化,在内嵌壳体14内在封装树脂21之上形成封装树脂22,使封装树脂22在比第1温度低的第2温度下固化。
另外,根据实施方式1的功率半导体装置101的制造方法,在封装树脂21固化之后、封装树脂22形成之前,对封装树脂21的上表面以及内框9的上表面照射紫外线。因此,除了能够增加内框9与内嵌壳体14之间的粘接强度以外,还能够提高封装树脂21、22间的粘接强度,得到具有高可靠性的功率半导体装置101。
<B.实施方式2>
<B-1.结构>
图5是表示实施方式2的功率半导体装置102的结构的剖面图。就功率半导体装置102而言,内嵌壳体14的内侧面具有凹部15。除此以外,功率半导体装置102的结构与实施方式1的功率半导体装置101相同。
在图5中,凹部15形成于横跨封装树脂21与封装树脂22的边界的位置,封装树脂21和封装树脂22这两者以进入凹部15的方式形成。由此,封装树脂21和封装树脂22通过锚固效应而与内嵌壳体14牢固地接合。其结果,即使在高温时产生了由封装树脂21、22的线膨胀系数差引起的应力的情况下,也能够抑制封装树脂21、22的界面剥离。
此外,也可以是封装树脂21和封装树脂22中的某一者以进入凹部15的方式形成。即使在这种情况下,由于进入凹部15的封装树脂与内嵌壳体14之间的接合变得牢固,所以作为结果,也能够抑制由于因封装树脂21、22的线膨胀系数差引起的应力而产生的封装树脂21、22的界面剥离。
<B-2.效果>
实施方式2的功率半导体装置102在框体即内嵌壳体14的内侧面具有凹部15。因此,进入凹部15的封装树脂与内嵌壳体14之间的接合变得牢固,抑制了封装树脂21、22的界面剥离。
另外,在封装树脂21、22这两者以进入该凹部15的方式形成的情况下,锚定效应对于封装树脂21、22这两者起作用而使它们与内嵌壳体14牢固地接合,因此更进一步抑制了封装树脂21、22的界面剥离。
<C.实施方式3>
<C-1.结构>
图6是表示实施方式3的功率半导体装置103的结构的剖面图。功率半导体装置103在封装树脂21与封装树脂22之间具有聚酰亚胺层17。除此以外,功率半导体装置103的结构与实施方式2的功率半导体装置102相同。
聚酰亚胺层17与固化后的封装树脂21、22相比维氏硬度低,因此吸收封装树脂21、22间的应力。因此,能够提高封装树脂21与聚酰亚胺层17之间、以及聚酰亚胺层17与封装树脂22之间的密接性。由此,得到可靠性高的功率半导体装置103。
<C-2.效果>
由于实施方式3的功率半导体装置103在封装树脂21与封装树脂22之间具有聚酰亚胺层17,因此封装树脂21与聚酰亚胺层17之间、以及聚酰亚胺层17与封装树脂22之间的密接性提高,得到高可靠性。
此外,本发明能够在其发明的范围内对各实施方式自由地组合,或者对各实施方式适当地进行变形、省略。
对于本发明进行了详细说明,但上述说明在所有方面均为例示,本发明不限定于此。可以理解为在不脱离该发明的范围的情况下能够想到未例示出的无数的变形例。
标号的说明
1绝缘图案,2导电图案,3、5、7、8焊料,4IGBT芯片,6二极管芯片,9、12内框,10主端子,11铝线,13信号端子,14内嵌壳体,15凹部,16散热针鳍,17聚酰亚胺层,21、22、23封装树脂,101、101E、102、103功率半导体装置。
Claims (11)
1.一种功率半导体装置,其具有:
绝缘图案;
导电图案,其形成于所述绝缘图案的上表面;
半导体元件,其搭载于所述导电图案之上;
端子,其与所述半导体元件的上表面接合;
框体,其将所述半导体元件以及所述端子收容;以及
封装树脂,其在所述框体内将所述半导体元件以及所述端子封装,
所述封装树脂具有:
第1封装树脂,其至少将所述绝缘图案、所述导电图案以及所述半导体元件覆盖;以及
第2封装树脂,其形成于所述第1封装树脂的上方,
在所述半导体元件的工作温度下,所述第1封装树脂与所述第2封装树脂相比线膨胀系数小,所述第1封装树脂与所述端子之间的线膨胀系数之差比所述第2封装树脂与所述端子之间的线膨胀系数之差小。
2.根据权利要求1所述的功率半导体装置,其中,
所述第1封装树脂将所述端子的所述半导体元件侧的边缘覆盖。
3.根据权利要求1或2所述的功率半导体装置,其中,
所述端子是铜。
4.根据权利要求1或2所述的功率半导体装置,其中,
所述半导体元件是SiC半导体元件。
5.根据权利要求1或2所述的功率半导体装置,其中,
所述第1封装树脂和所述第2封装树脂由相同的材料构成。
6.根据权利要求1或2所述的功率半导体装置,其中,
还具有与所述半导体元件连接的铝线,
所述铝线不与所述第2封装树脂接触,而被所述第1封装树脂覆盖。
7.根据权利要求1或2所述的功率半导体装置,其中,
所述框体的内侧面具有凹部。
8.根据权利要求7所述的功率半导体装置,其中,
所述第1封装树脂以及所述第2封装树脂以进入所述凹部的方式形成。
9.根据权利要求1或2所述的功率半导体装置,其中,
在所述第1封装树脂与所述第2封装树脂之间还具有聚酰亚胺层。
10.一种功率半导体装置的制造方法,其中,
将半导体元件搭载至在绝缘图案的上表面形成的导电图案之上,
将端子与所述半导体元件的上表面接合,
通过框体将所述半导体元件以及所述端子收容,
以使所述端子的上表面露出的方式通过第1封装树脂将所述框体内的所述绝缘图案、所述导电图案以及所述半导体元件覆盖,
使所述第1封装树脂在第1温度下固化,
在所述框体内,在所述第1封装树脂之上形成第2封装树脂,
使所述第2封装树脂在比所述第1温度低的第2温度下固化。
11.根据权利要求10所述的功率半导体装置的制造方法,其中,
在所述第1封装树脂固化之后、所述第2封装树脂形成之前,对所述第1封装树脂以及所述端子的上表面照射紫外线。
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2017/030495 WO2019038906A1 (ja) | 2017-08-25 | 2017-08-25 | パワー半導体装置およびパワー半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN111066142A CN111066142A (zh) | 2020-04-24 |
CN111066142B true CN111066142B (zh) | 2023-08-25 |
Family
ID=65439878
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201780094087.5A Active CN111066142B (zh) | 2017-08-25 | 2017-08-25 | 功率半导体装置及功率半导体装置的制造方法 |
Country Status (5)
Country | Link |
---|---|
US (1) | US11482462B2 (zh) |
JP (1) | JP6827545B2 (zh) |
CN (1) | CN111066142B (zh) |
DE (1) | DE112017007982B4 (zh) |
WO (1) | WO2019038906A1 (zh) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP6966558B2 (ja) * | 2017-08-30 | 2021-11-17 | 日立Astemo株式会社 | パワー半導体装置及びその製造方法 |
JP2021052094A (ja) * | 2019-09-25 | 2021-04-01 | 株式会社ミツバ | ドライバ |
JP2021184449A (ja) | 2020-05-22 | 2021-12-02 | 富士電機株式会社 | 半導体装置 |
WO2023021589A1 (ja) * | 2021-08-18 | 2023-02-23 | 三菱電機株式会社 | 半導体装置 |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58121652A (ja) * | 1981-12-11 | 1983-07-20 | Fuji Electric Co Ltd | 混成集積回路装置 |
JPH08153833A (ja) * | 1994-11-29 | 1996-06-11 | Sanyo Electric Co Ltd | 半導体装置の製造方法 |
JPH10270609A (ja) * | 1997-03-28 | 1998-10-09 | Mitsubishi Electric Corp | パワー半導体装置及びその製造方法 |
JP2009302526A (ja) * | 2008-05-16 | 2009-12-24 | Denso Corp | 電子回路装置及びその製造方法 |
CN104054173A (zh) * | 2012-01-25 | 2014-09-17 | 三菱电机株式会社 | 功率用半导体装置 |
Family Cites Families (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59198740A (ja) | 1983-04-25 | 1984-11-10 | Mitsubishi Electric Corp | 樹脂封止形半導体複合素子 |
KR960009074A (ko) * | 1994-08-29 | 1996-03-22 | 모리시다 요이치 | 반도체 장치 및 그 제조방법 |
JP4262453B2 (ja) * | 2002-07-15 | 2009-05-13 | 三菱電機株式会社 | 電力半導体装置 |
JP4354377B2 (ja) | 2004-09-28 | 2009-10-28 | 三菱電機株式会社 | 半導体装置 |
DE102005032076B3 (de) * | 2005-07-08 | 2007-02-08 | Infineon Technologies Ag | Verfahren zum Herstellen eines Schaltungsmoduls |
JP2009026960A (ja) * | 2007-07-19 | 2009-02-05 | Mitsubishi Electric Corp | 半導体装置 |
JP5393373B2 (ja) * | 2009-09-16 | 2014-01-22 | 関西電力株式会社 | 半導体装置 |
JP2011222869A (ja) * | 2010-04-13 | 2011-11-04 | Kansai Electric Power Co Inc:The | 半導体装置 |
JP2011243801A (ja) * | 2010-05-19 | 2011-12-01 | Elpida Memory Inc | 半導体パッケージの製造装置及び製造方法 |
JP5857464B2 (ja) | 2011-06-16 | 2016-02-10 | 富士電機株式会社 | パワー半導体モジュールおよびその製造方法 |
JP2013055150A (ja) * | 2011-09-01 | 2013-03-21 | Toshiba Corp | 半導体装置及びその製造方法 |
JP2014120619A (ja) * | 2012-12-17 | 2014-06-30 | Mitsubishi Electric Corp | 半導体装置及びその製造方法 |
KR102029107B1 (ko) * | 2013-03-05 | 2019-10-08 | 삼성디스플레이 주식회사 | 유기 발광 표시 장치 및 유기 발광 표시 장치의 제조 방법 |
JP2014183302A (ja) | 2013-03-21 | 2014-09-29 | Mitsubishi Electric Corp | 半導体モジュール及びその製造方法 |
JP2014229817A (ja) * | 2013-05-24 | 2014-12-08 | 関西電力株式会社 | 半導体装置 |
JP2015027754A (ja) * | 2013-07-30 | 2015-02-12 | 株式会社デンソー | 電子装置およびその製造方法 |
JP6398270B2 (ja) * | 2014-04-03 | 2018-10-03 | 富士電機株式会社 | 半導体装置 |
JP6594000B2 (ja) * | 2015-02-26 | 2019-10-23 | ローム株式会社 | 半導体装置 |
JP2017028174A (ja) * | 2015-07-24 | 2017-02-02 | サンケン電気株式会社 | 半導体装置 |
JP6504962B2 (ja) | 2015-08-04 | 2019-04-24 | 三菱電機株式会社 | 電力用半導体装置 |
-
2017
- 2017-08-25 DE DE112017007982.9T patent/DE112017007982B4/de active Active
- 2017-08-25 CN CN201780094087.5A patent/CN111066142B/zh active Active
- 2017-08-25 JP JP2019537521A patent/JP6827545B2/ja active Active
- 2017-08-25 US US16/622,225 patent/US11482462B2/en active Active
- 2017-08-25 WO PCT/JP2017/030495 patent/WO2019038906A1/ja active Application Filing
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58121652A (ja) * | 1981-12-11 | 1983-07-20 | Fuji Electric Co Ltd | 混成集積回路装置 |
JPH08153833A (ja) * | 1994-11-29 | 1996-06-11 | Sanyo Electric Co Ltd | 半導体装置の製造方法 |
JPH10270609A (ja) * | 1997-03-28 | 1998-10-09 | Mitsubishi Electric Corp | パワー半導体装置及びその製造方法 |
JP2009302526A (ja) * | 2008-05-16 | 2009-12-24 | Denso Corp | 電子回路装置及びその製造方法 |
CN104054173A (zh) * | 2012-01-25 | 2014-09-17 | 三菱电机株式会社 | 功率用半导体装置 |
Also Published As
Publication number | Publication date |
---|---|
JP6827545B2 (ja) | 2021-02-10 |
JPWO2019038906A1 (ja) | 2019-11-07 |
WO2019038906A1 (ja) | 2019-02-28 |
DE112017007982B4 (de) | 2023-07-06 |
CN111066142A (zh) | 2020-04-24 |
US20200194324A1 (en) | 2020-06-18 |
US11482462B2 (en) | 2022-10-25 |
DE112017007982T5 (de) | 2020-06-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN111066142B (zh) | 功率半导体装置及功率半导体装置的制造方法 | |
JP5415823B2 (ja) | 電子回路装置及びその製造方法 | |
JP6139330B2 (ja) | 電力用半導体装置 | |
KR102231769B1 (ko) | 고열전도를 위한 히트싱크 노출형 반도체 패키지 및 그 제조방법 | |
US20060056213A1 (en) | Power module package having excellent heat sink emission capability and method for manufacturing the same | |
WO2015174158A1 (ja) | パワー半導体モジュールおよび複合モジュール | |
US20080164588A1 (en) | High power semiconductor package | |
JP6848802B2 (ja) | 半導体装置 | |
JP2012204366A (ja) | 半導体装置 | |
JP6057926B2 (ja) | 半導体装置 | |
JP2017028159A (ja) | 半導体装置およびその製造方法 | |
JP2008141140A (ja) | 半導体装置 | |
JP6041795B2 (ja) | 半導体装置 | |
JP2012209470A (ja) | 半導体装置、半導体装置モジュール及び半導体装置の製造方法 | |
CN108735614B (zh) | 半导体装置及半导体装置的制造方法 | |
CN111668197B (zh) | 半导体装置及其制造方法 | |
JP6157320B2 (ja) | 電力用半導体装置、電力用半導体モジュール、および電力用半導体装置の製造方法 | |
JP6811310B2 (ja) | パワーモジュール | |
US20240088064A1 (en) | Semiconductor device | |
JP7452040B2 (ja) | 半導体装置および半導体装置の製造方法 | |
KR102371636B1 (ko) | 양면 기판 반도체 제조 방법 | |
KR100279252B1 (ko) | 세라믹패키지 | |
CN117836928A (zh) | 半导体装置 | |
CN113451225A (zh) | 功率半导体模块 | |
JP2006120838A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |