CN102893392A - 采用孤岛拓扑结构的高密度氮化镓器件 - Google Patents

采用孤岛拓扑结构的高密度氮化镓器件 Download PDF

Info

Publication number
CN102893392A
CN102893392A CN2011800204107A CN201180020410A CN102893392A CN 102893392 A CN102893392 A CN 102893392A CN 2011800204107 A CN2011800204107 A CN 2011800204107A CN 201180020410 A CN201180020410 A CN 201180020410A CN 102893392 A CN102893392 A CN 102893392A
Authority
CN
China
Prior art keywords
electrode
isolated
semiconductor device
compound semiconductor
nitride
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2011800204107A
Other languages
English (en)
Other versions
CN102893392B (zh
Inventor
约翰·罗伯茨
阿哈默德·米桑
格文·帕特森
格雷格·克洛维克
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GaN Systems Inc
Original Assignee
GaN Systems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by GaN Systems Inc filed Critical GaN Systems Inc
Publication of CN102893392A publication Critical patent/CN102893392A/zh
Application granted granted Critical
Publication of CN102893392B publication Critical patent/CN102893392B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312Gate electrodes for field effect devices
    • H01L29/42316Gate electrodes for field effect devices for field-effect transistors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
    • H01L23/485Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725Source or drain electrodes for field effect devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725Source or drain electrodes for field effect devices
    • H01L29/41758Source or drain electrodes for field effect devices for lateral devices with structured layout for source or drain region, i.e. the source or drain region having cellular, interdigitated or ring structure or being curved or angular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/778Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
    • H01L29/7786Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05571Disposition the external layer being disposed in a recess of the surface
    • H01L2224/05572Disposition the external layer being disposed in a recess of the surface the external layer extending out of an opening
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L24/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0605Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits made of compound material, e.g. AIIIBV
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/06Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
    • H01L27/0611Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
    • H01L27/0617Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
    • H01L27/0629Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1066Gate region of field-effect devices with PN junction gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/20Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
    • H01L29/2003Nitride compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40Electrodes ; Multistep manufacturing processes therefor
    • H01L29/402Field plates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/102Material of the semiconductor or solid state bodies
    • H01L2924/1025Semiconducting materials
    • H01L2924/1026Compound semiconductors
    • H01L2924/1032III-V
    • H01L2924/1033Gallium nitride [GaN]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1305Bipolar Junction Transistor [BJT]
    • H01L2924/13055Insulated gate bipolar transistor [IGBT]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13062Junction field-effect transistor [JFET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

本发明公开一种氮化镓(GaN)系列器件-晶体管和二极管,比前述GaN器件具有更高的单位面积电流处理能力。这一改进要归因于改进的布局拓扑结构。该器件还包括更简单、但性能更佳的倒装芯片连接系统和可减小热阻的装置。本发明还公开了一种简化的制造工艺,展示了使用孤岛电极替代指状电极的布局方案以将有源区密度增至传统交指结构的两倍或五倍。可使用孤岛拓扑结构来构造超低导通晶体管和损失较低的二极管。具体而言,本发明提供了一种提高横向GaN结构性价比的装置。

Description

采用孤岛拓扑结构的高密度氮化镓器件
技术领域
本发明涉及一种氮化镓半导体-晶体管和二极管,尤其涉及一种可提供大电流承受能力的功率器件。
背景技术
众所周知,氮化镓功率半导体器件的特性特别适用于功率应用。大多数的拟议结构为顶部设有功率电极和控制电极的横向导电器件。电极正下面是铝镓氮(AlGaN)和氮化铝(GaN)的异质结,自发极化和压电极化在异质界面产生电荷,从而得到1X1013cm-2或更大的载流子面密度,而不会有意增加杂质。因此,大电流密度异质结场效应晶体管可通过使用异质界面处产生的二维电子气(2DEG)来实现。
因此人们一直都致力于广泛研究开发氮化物半导体基功率晶体管,目前已在需要200V或更高的击穿电压的场效应中应用了导通硅基金属氧化物半导体场效应晶体管(MOSFET)十分之一或更小的电阻、或导通绝缘栅双极晶体管(IGBT)三分之一或更小的电阻(例如,参见W.Saitoetal.,“IEEE电子器件汇刊”第50卷,第12章,第2528页)。氮化物半导体器件有源区的尺寸可做得比硅基半导体器件小。因此,人们一直也期望能缩小氮化物半导体器件的尺寸。
传统的氮化物半导体器件有源区的尺寸可缩小至大约为硅基半导体器件有源区的尺寸的三分之一至十分之一。然而,由于连接线路的电极极板占据了较大的面积,所以因电迁移问题而无法充分地缩小横向氮化物半导体器件载流互连线的尺寸。
例如,图11所示的氮化物半导体器件具有一个与漏极118相连的漏极极板125、与源极117相连的源极极板126以及与栅极119相连的栅极极板129。此时,氮化物半导体器件所需的面积大致是有源区130的三倍。电极极板的尺寸可以缩小,但是从击穿方面考虑,尺寸缩小受到一定限制。
还可在有源区设置电极极板。然而,氮化物半导体器件中,电子在其中流动的沟道的方向与衬底的主表面平行。因此,除栅极外,有源区上还设置源极和漏极。在功率器件中,例如,在漏极极板和源极极板之间施加几百伏的电压。因此使用普通层间绝缘膜很难确保漏极极板和源极之间绝缘。
此外,在多指氮化物半导体器件的有源区设置电极极板(如图11所示)的情况下,该电极极板和设在电极极板正下方的电极需要使用特殊的插头或通孔相互连接在一起。因此,连接极板并确保电极极板的平整度具有一定难度。
发明内容
因此理想的做法是克服电迁移、电极极板面积、电气互连面积以及有源区不足的问题。为解决这些问题以及现有技术的其它缺点,本发明提供了GaN半导体器件新型结构和拓扑结构。
具体而言,提出了使用孤岛结构(三角或矩形孤岛结构)替代常见的多指或交指结构。这些新型孤岛拓扑结构可很容易使所谓的特定的晶体管电阻是相等面积多指布置所能实现的一半。更重要的是,由于减少了表面互连和降低了对极板要求,有效或有源面积比因而提高了3至5倍。
本发明提供了一种规定的有源区内栅极宽度(常称作Wg)较大的器件。某些示例性实施例中提供的二极管和晶体管设置的拓扑结构,不仅提高了有源面积内的电流处理能力,还极大地提高了整个器件单位面积的电流处理能力。此外,还提供了一种性能极好的GaN晶体管和二极管的简单的制造工艺。
以上对主要特征和一些可选方面进行了总结。为方便进一步理解本发明,以下将用几个示例进行说明。
附图说明
图1为一个示例性实施例的氮化物半导体器件的平面图;
图2为图1中氮化物半导体器件的截面图;
图3为图1中氮化物半导体器件源极和漏极组的平面详图;
图4和图4a为图1中氮化物半导体器件栅极组的平面详图,其中,为更清楚说明栅极组,未示出漏极和源极互连;
图5为组结构中使用的金凸块的截面图;
图6为另一个示例性实施例的氮化物半导体器件的平面图;
图7为图6中氮化物半导体器件的截面图;
图8为图6中氮化物半导体器件使用三角形电极进行更改后的平面图;
图9为另一示例性实施例的氮化物半导体器件孤岛各侧使用齿形半岛进行更改后的平面图;
图10为图9中的氮化物半导体器件孤岛各侧使用齿形半岛进行另一种更改后的平面图;
图11为传统氮化物半导体器件的平面图。
发明详细说明
本发明中使用的“电极”、“孤岛”、“孤岛电极”可与源极、漏极、阳极或阴极互换使用,它们具有相同的目的和意义。
以下将对某些示例性实施例进行描述,以方便更全面地理解本发明所公开的器件的结构、功能、制造和使用原理及其方法。并结合附图对这些实施例的一个或多个示例进行说明。本领域的技术人员应理解,本发明具体描述的及附图中说明的器件和方法为非限制性示例性实施例。某一示例性实施例中说明或描述的特征可与其它实施例的特征相结合使用。此类更改和变型均在本发明范围内。
无论本说明书范围内的引用范围如何,除非另有规定,其子范围均在本发明范围内。若某些特性为一个或另一个变体的属性,除非另有规定,只要此类特性适用于其它变体或未与这些变体发生冲突,则此类特性可应用于所有这些其它变体。
具体实施方式
实施例1
图1为一实施例的氮化物半导体器件的平面结构。图2为沿图1中II-II线截取的截面结构的一部分。
如图2所示,氮化物半导体器件具有设在不导电衬底11上的氮化物半导体层13,缓冲层12设在两者之间。氮化物半导体层13由厚度为1μm的无掺杂氮化镓(GaN)层14和厚度为25nm的无掺杂铝镓氮(AlGaN)层15构成。无掺杂GaN层14和无掺杂AlGaN层15依次设置在缓冲层12上。二维电子气(2DEG)在无掺杂GaN层14和无掺杂AlGaN层15的界面区域产生,形成沟道区域。
图1和图2示出了源极孤岛17和漏极孤岛18相互间隔地设置在氮化物半导体层13上。为减小接触电阻,去除了源极17和漏极18区域中的无掺杂AlGaN层15和一部分无掺杂GaN层14,以使源极17和漏极18低于无掺杂GaN层14和无掺杂AlGaN层15的界面。源极17和漏极18由钛(Ti)和铝(Al)制成。
如图2所示,源极17和漏极18之间的长条中设有厚度为200nm的P-型AlGaN层20。由钯(Pb)制成的栅极19则设在P-型AlGaN层20上。
由相邻源极17和漏极18构成的这一区域称作有源界面区域30,其中,栅极设在氮化物半导体层13沟道区域中17和18之间。
图1和图2所示的氮化物半导体为多孤岛场效应晶体管(FET)。具体而言,各个矩形源极孤岛17和矩形漏极孤岛18具有多个有源界面区域30。
第一绝缘层22堆焊在栅极19和有源界面区域30的上面,以便于在栅极上设置凸起源场极板24。场极板24在下一步的镀金互连过程中制成。此外,第一绝缘层22还为源极镀金互连和栅极19之间提供绝缘。
如图3所示,多个孤岛源极17由1至50个孤岛组相互电气连接在一起形成一个具有共用电互连点的源极组31,该电互连点用源极金凸块34制成。
如图3所示,多个孤岛漏极18由1至50个孤岛组相互电气连接在一起形成一个具有共用电互连点的漏极组32,该电互连点用源极金凸块35制成。
如图4所示,多个栅极19由1至50个孤岛组相互电气连接在一起形成栅极组33。另外,这些栅极组33用镀金线37在整个器件中进行电气连接。所述镀金线37用栅极金凸块36进行端接。栅极镀金线38与源极金属线垂直,其电势相近,从而减少了栅极和漏极线之间所需击穿电压问题。
多个源极组31、漏极组32和栅极组33以可相对各个漏极18、源极17依次颠倒的方式设置,其中,栅极19位于17和18两者之间。
孤岛电极通过通孔和厚度为1μm、宽度为3-4μm的镀金线进行电气连接,具有一层镀金或多层镀金且每层均设置防剥离掩膜。采用多层镀金可提高器件产量,并减少生产过程中金属剥离的问题。
源极金凸块34、漏极金凸块35和栅极金凸块36的电互连点在整个器件上为漏极、源极和栅极提供分散的电流收集点,可大大消除了其它功率电子半导体器件中存在的不同压降变化和电迁移问题,并允许使用标准的镀金厚度和传统的线宽,从而可避免使用多个典型模具区域宽度的收集线和焊盘,但仍可在单个器件表面上提供所有互连点。
第二绝缘层23在源极和漏极镀金线37制成后堆焊而成,为源极镀金线和栅极镀金线之间提供绝缘。蚀刻的通孔用于栅极收集点39和栅极镀金线38之间的电气连接,如图4a所示。
第三绝缘层25在栅极镀金线制成后堆焊而成,以保护模具以防止其被氧化。所有金凸块源极、漏极和栅极处蚀刻的通孔用于镀金线和多个源极、漏极和栅极金凸块34、35、36之间的电气连接,如图4a所示。
图5所示为沿图1中V-V线截取的截面结构的一部分。图5为所示的金凸块34、35的例子。现有金凸块技术的现状(容易获得)对凸块中心间的间距有限制;这限制了器件上金凸块的位置间距。本发明对无金凸块无间距限制,考虑在每个孤岛上设置一个金凸块,无需再用镀金线37进行孤岛间电气连接,这样每个区域可获得最大的栅极宽度。然而,根据现有金凸块技术,可行器件的每个金凸块通常可具有含有24至48个孤岛电极的极组。若需要更大的金凸块间距,可制作更大的极组。
采用所述多孤岛结构可使氮化物半导体器件具有较大的栅极宽度(Wg),从而可承受大电流运转的大功率器件。第一、第二和第三绝缘层22、23和25通常由氮化硅(SiN)制成,厚度为1μm。
上述示例不限于使用金属进行互连,考虑到减小成本、电流错乱、集中应力和电迁移这些因素,还可使用其它材料(如硅化物/多晶硅)替代金属互连和接点系统。
硅碳(SiC)衬底可用作衬底11,其取向应使其界面与缓冲层12之间的晶格失配最少。但衬底并不仅限于SiC,任何不导电且氮化物半导体层可设置在其上的衬底均可使用。
上述示例为增强型FET,通过未在生产过程中纳入P-型AlGaN层20,可使本实施例的一种变型适用于耗尽型FET。
不限于使用金凸块进行外部互连。还可使用贯穿衬底的通孔来替代金凸块对FET的源极或漏极进行电气连接,或对二极管的阳极或阴极进行电气连接。导电衬底11适用于使用贯穿衬底的通孔的器件。
下述示例的尺寸对本发明的范围不构成限制,仅用作提供进一步说明。第一和第二孤岛电极以矩形为主,边长为18μm,相邻电极间的横向间距为8μm。源极和漏极的每个金凸块连接均可使用24个孤岛电极的极组,其中有源段的栅极组为50个。
实施例2
下文参考附图对另一实施例进行描述。图6为另一实施例的氮化物半导体器件的平面结构。图7为沿图6中线VII-VII截取的截面图的一部分。
如图6和图7所示,第二个实施例的氮化物半导体器件具有一个设在不导电硅(SiC)衬底61上的氮化物半导体层63,缓冲层62设在两者之间。氮化物半导体层63由厚度为1μm的无掺杂氮化镓(GaN)层64和厚度为25nm的无掺杂铝镓氮(AlGaN)层65构成。无掺杂GaN层64和无掺杂AlGaN层65依次设置在缓冲层62上。二维电子气(2DEG)在无掺杂GaN层64和无掺杂AlGaN层65的界面区域产生。
阳极孤岛67和阴极孤岛68相互间隔地设在氮化物半导体层63上。阴极孤岛67可由钛(Ti)和铝(Al)制成并低于无掺杂AlGaN层65和无掺杂GaN层64之间的界面。阳极孤岛68可由钯(Pd)制成并与无掺杂AlGaN层65的顶面接触。
本实施例中,氮化物半导体层63中阴极孤岛67和阳极孤岛68相邻设置的区域称作有源界面区域30。
本实施例的氮化物半导体器件为多孤岛二极管。具体而言,每个矩形阴极孤岛67和矩形阳极孤岛68均具有多个有源界面区域30。
第一绝缘层72堆焊在有源界面区域30的上面,以便于设置凸起阳极场极板74。场极板74在下一步的镀金互连过程中制成。
多个阴极孤岛67用镀金线87由1至50个孤岛组相互电气连接在一起形成一个具有共用电互连点的阴极组81,该电互连点用阴极金凸块84制成。
多个阳极孤岛68用镀金线87由1至50个孤岛组相互电气连接在一起形成一个具有共用电互连点的阳极组82,该电互连点用阳极金凸块85制成。
多个阴极组81和阳极组82以可相对各个阴极67和阳极68依次颠倒的方式设置,从而使有源界面区域30的数量达到最多。
孤岛电极间的电气连接、金凸块技术、本例中所使用的贯穿衬底的通孔以及衬垫均与第一个示例中所使用的相同,第一个示例中所述的相同扩展部分同样适用于本例。
本结构可使本例的氮化物半导体的阴极和阳极之间具有较大的共用有源界面,从而可承受大电流运转的大功率器件。
第二绝缘层73设在该器件除阴极金凸块84和阳极金凸块85所在区域以外的其它位置。第二绝缘层73用于稳定该器件的表面,由氮化硅(SiN)制成,厚度为1μm。
可使用三角形的电极孤岛(67、68)来替代第一和第二示例中所述的矩形孤岛电极结构,如图8的平面图所示,图8示出了氮化物半导体二极管的一部分。栅极设在源极和漏极孤岛之间的其它类似结构也在本发明范围内。
实施例3
下文将参考附图对另一示例性实施例进行描述。本实施例形成的过程与前两例中的过程类似。图9为第三个实施例的氮化物半导体器件的一部分平面结构的平面图,其中,多个简单矩形孤岛电极采用齿形(细圆齿状)。第一电极孤岛的齿形半岛91与第二电极孤岛的齿形半岛92交错设置,以增大各种电极的有源界面区域30。第一和第二电极间的这些有源界面区域内,第三条形电极93堆焊成氮化物晶体管的栅极。
电极孤岛的齿形半岛间不设栅极的类似二极管结构也在本发明范围内。
齿形半岛91和92(图9中所示为矩形)也可采用锥形四边形的形状以解决与任何大电流应用相关的电迁移问题。另外,沿齿形半岛的中心可为金的或其它金属,以提高其电流处理能力。采用图9所示结构制成的晶体管相比采用较小电极间距的实用低电压半导体实现品的简单孤岛结构,其导通电阻要小两至三倍。
图9所示结构非常适合于使用金凸块的倒装芯片电极电气连接,如前所述。采用多个金或其它导电金属与栅极以固定间隔进行电气连接94,大大提高了此类氮化物晶体管的开关速度并缩短了开关延迟时间。
可使用带有齿形半岛的三角形电极孤岛形状来替代第三个实施例中所述的矩形孤岛电极结构,并通过设置或不设置栅极来构成晶体管或二极管。
第三个实施例中所述的齿形半岛的另一种更改:如图10所示,可通过将齿形半岛从相邻的孤岛电极延伸至区域95来形成另外的多个有源界面区域30。这样可另外增加栅极长度和电流处理能力达25%。通常,增加的量不足以形成较宽的、可处理来自交错的附加半岛91、92的电流的半岛96。所形成的半导体器件可通过设置栅极或不设置栅极来制成晶体管或二极管。二极管应用中,或晶体管栅极速度不是关键因素的案例中,若其他无源区域97不需要栅极连接,它也可用于附加半岛,因此电流处理能力可提高近50%。
如上所述,本发明所公开的为一系列整体区域较小、但可提供整体区域内所有电极连接和实际装置的所有安装方式、同时还能获得最大的有用有源区的装置的实施方式。以此种方式制成的二极管和晶体管在缩小功率系统尺寸的同时还可降低生产成本。
应了解的是,本发明并不限于此处所述的特定实施例,还包括各种更改、重新布置、代替,本领域的技术人员应明白这一点。
权利要求书(按照条约第19条的修改)
1.一种氮化物半导体器件,包括:
a)衬底:
b)氮化物半导体层,设在衬底主表面上且具有一个沟道区域,电子在平行于主表面的方向上在沟道区域内流动;
c)多个第一孤岛电极和多个第二孤岛电极,相互间隔交替布置以在氮化物半导体层产生二维有源区的多样性;
d)绝缘膜,设在氮化物半导体层上,具有多个显露第一和第二孤岛电极和任何共用电极接头区域的开口;以及
e)多个球形或凸块接头,设在多个显露各自第一和第二孤岛电极的开口。
2.根据权利要求1所述的氮化物半导体器件,其中,设置多个贯穿衬底的通孔,其中,第一或第二孤岛电极或共用电极接头区域不使用球形或凸块接头连接。
3.根据权利要求2所述的氮化物半导体器件,其中,较大的单电极共用焊盘可设在多个贯穿衬底的通孔的基部处,或与第一或第二孤岛电极或共用电极的顶部相连,以在衬底主表面的对侧提供单电极。
4.根据权利要求1所述的氮化物半导体器件,其中,第一和第二孤岛电极为矩形。
5.根据权利要求1所述的氮化物半导体器件,其中,第一和第二孤岛电极为三角形。
6.根据权利要求1所述的氮化物半导体器件,其中,所述孤岛结合使用了各种多边形以使有源区的使用最优化。
7.根据权利要求1所述的氮化物半导体器件,其中,
a)单层或多层金属,便于多个第一孤岛电极电气连接至共用第一电极金凸块接头上;及
b)单层或多层金属,便于多个第二孤岛电极电气连接至共用第二电极金凸块接头上。
8.根据权利要求7所述的氮化物半导体器件,其中,两层金属可用于在第一和第二电极及其接头之间提供高压应力分离。
9.根据权利要求7所述的化物半导体器件,其中,通过剥离去除金属层。
10.根据权利要求1所述的氮化物半导体器件,其中,衬底导电,从第一电极顶部或第二电极顶部或共用接头其中之一的顶部的通孔接头,以连接至晶片的后面或底部。
11.根据权利要求1所述的氮化物半导体器件,其中,用硅化物/多晶硅互连和接点系统替代金属互连和接点系统。
12.根据权利要求1所述的氮化物半导体器件,其中,阳极由两层功能不同的金属层制成。
13.根据权利要求1所述的氮化物半导体器件,其中,多个第一孤岛电极具有多个从其各侧伸出的齿形半岛,所述齿形半岛与从多个第二孤岛电极各侧伸出的多个齿形半岛交错。
14.一种氮化物半导体器件,包括:
a)衬底:
b)氮化物半导体层,设在衬底主表面上且具有沟道区域,电子在平行于主表面的方向上在沟道区域内流动;
c)多个第一孤岛电极和多个第二孤岛电极,相互间隔交替布置以在氮化物半导体层产生二维有源区;
d)多个第三条形电极,设在氮化物半导体层上各个第一孤岛电极和第二孤岛电极之间的区域,充当多孤岛场效应晶体管的栅极,其中,各个孤岛电极为场效应晶体管的漏极或源极;
e)绝缘膜,设在氮化物半导体层上,具有多个显露第一、第二、第三电极和/或任何共用电极接头区域的开口,通过对第一和第二和第三电极进行电气连接形成;以及
f)多个球形或凸块接头,设在显露各自第一和第二和第三和任何共用电极接头区域的多个开口上。
15.根据权利要求14所述的氮化物半导体器件,其中,在栅极下堆焊一层P-型AlGaN材料以制成一个增强型器件。
16.根据权利要求14所述的氮化物半导体器件,其中,在栅极下堆焊一层P-型GaN材料以制成一个增强型器件。
17.根据权利要求14所述的氮化物半导体器件,其中,
a)多个第一孤岛电极具有多个从其各侧伸出的齿形半岛,所述齿形半岛设在从多个第二孤岛电极各侧伸出的多个齿形半岛内;
b)多个第三条形电极,设在氮化物半导体层上的第一孤岛电极的齿形半岛核第二孤岛电极的齿形半岛之间的区域,充当多孤岛场效应晶体管的栅极;
其中,各个孤岛电极为场效应晶体管的漏极或源极。
18.一种氮化物半导体器件,包括:
a)衬底:
b)氮化物半导体层,设在衬底主表面上且具有沟道区域,电子在平行于主表面的方向上在沟道区域内流动;
c)多个第一孤岛电极和多个第二孤岛电极,相互间隔交替布置以在氮化物半导体层产生二维有源区;
d)多个第三条形电极,设在氮化物半导体层上各个第一孤岛电极和第二孤岛电极之间的区域,充当多孤岛场效应晶体管的栅极,其中,各个孤岛电极为场效应晶体管的漏极或源极;
e)绝缘膜,设在氮化物半导体层上,具有多个显露第一、第二、第三电极或任何共用电极接头区域的开口,通过对第一或第二或第三电极进行电气连接形成;以及
f)多个球形或凸块接头,设在显露各自第一或第二或第三或任何共用电极接头区域的多个开口上。

Claims (17)

1.一种氮化物半导体器件,包括:
a)衬底;
b)氮化物半导体层,设在衬底主表面上且具有沟道区域,电子在平行于主表面的方向上在沟道区域内流动;
c)多个第一孤岛电极和多个第二孤岛电极,相互间隔交替布置以在氮化物半导体层的所有可行区产生二维有源区的多样性;
d)绝缘膜,设在氮化物半导体层上,具有多个显露第一和/或第二孤岛电极和/或任何共用电极接头区域的开口;以及
e)多个球形或凸块接头,设在显露各自第一和/或第二孤岛电极的多个开口上。
2.根据权利要求1所述的氮化物半导体器件,其中,第一或第二孤岛电极或共用电极连接区域不是使用球形或凸块接头进行连接的位置设置多个贯穿衬底的通孔的接头。
3.根据权利要求2所述的氮化物半导体器件,其中,一个较大的单电极共用焊盘可设在多个贯穿衬底的通孔的基部处,或连接在第一或第二孤岛电极或共用电极的顶部,从而在衬底主表面的对侧上提供单电极。
4.根据权利要求1所述的氮化物半导体器件,其中,第一和第二孤岛的电极为矩形。
5.根据权利要求1所述的氮化物半导体器件,其中,第一和第二孤岛电极为矩形。
6.根据权利要求1所述的氮化物半导体器件,其中,所述孤岛结合使用了各种多边形以使有源区的使用最优化。
7.根据权利要求1所述的氮化物半导体器件,其中,
a)单层或多层金属,便于多个第一孤岛电极电气连接至共用第一电极金凸块接头上,及
b)单层或多层金属,便于多个第二孤岛电极电气连接至共用第二电极金凸块接头上。
8.根据权利要求7所述的化物半导体器件,其中,两层金属可用于在第一和第二电极和/或其接头之间提供高压应力分离。
9.根据权利要求7所述的化物半导体器件,其中,通过剥离去除金属层。
10.根据权利要求1所述的氮化物半导体器件,其中,衬底导电,从第一电极顶部或第二电极顶部或共用接头中的一个接头的通孔连接,以连接至晶片的后面或底部。
11.根据权利要求1所述的氮化物半导体器件,其中,用硅化物/多晶硅互连和接点系统替代金属互连和接点系统。
12.根据权利要求1所述的氮化物半导体器件,其中,阳极由两层功能不同的金属层制成。
13.根据权利要求1所述的氮化物半导体器件,其中,多个第一孤岛电极具有多个从其各侧伸出的齿形半岛,所述齿形半岛与从多个第二孤岛电极各侧伸出的多个齿形半岛交错。
14.一种氮化物半导体器件,包括:
a)衬底:
b)氮化物半导体层,设在衬底主表面上且具有沟道区域,电子在平行于主表面的方向上在沟道区域内流动;
c)多个第一孤岛电极和多个第二孤岛电极,相互间隔交替布置以在氮化物半导体层的所有可行区产生二维有源区;
d)多个第三条形电极,设在氮化物半导体层上各个第一孤岛电极和第二孤岛电极之间的区域,充当多孤岛场效应晶体管的栅极,其中,各个孤岛电极为场效应晶体管的漏极或源极;
e)绝缘膜,设在氮化物半导体层上,具有多个显露第一、第二、第三电极和/或任何共用电极接头区域的开口,通过对第一和/或第二和/或第三电极进行电气连接形成;
f)多个球形或凸块接头,设在显露各自第一和/或第二和/或第三和/或任何共用电极接头区域的多个开口上。
15.根据权利要求14所述的氮化物半导体器件,其中,在栅极下堆焊一层P-型AlGaN材料以制成增强型器件。
16.根据权利要求14所述的氮化物半导体器件,其中,在栅极下堆焊一层P-型GaN材料以制成增强型器件。
17.根据权利要求14所述的氮化物半导体器件,其中,
a)多个第一孤岛电极具有多个从其各侧伸出的齿形半岛,所述齿形半岛设在从多个第二孤岛电极各侧伸出的多个齿形半岛内;
b)多个第三条形电极,设在氮化物半导体层上的第一孤岛电极的齿形半岛核第二孤岛电极的齿形半岛之间的区域,充当多孤岛场效应晶体管的栅极;
其中,各个孤岛电极为场效应晶体管的漏极或源极;
本权利要求书及其用语应根据上述的变体进行理解;本权利要求书及其用语并不限于此类变体,但应理解为涵盖本发明暗含的全部范围。
CN201180020410.7A 2010-04-13 2011-04-13 采用孤岛拓扑结构的高密度氮化镓器件 Active CN102893392B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US32347010P 2010-04-13 2010-04-13
US61/323,470 2010-04-13
PCT/CA2011/000396 WO2011127568A1 (en) 2010-04-13 2011-04-13 High density gallium nitride devices using island topology

Publications (2)

Publication Number Publication Date
CN102893392A true CN102893392A (zh) 2013-01-23
CN102893392B CN102893392B (zh) 2015-08-05

Family

ID=44798204

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201180020410.7A Active CN102893392B (zh) 2010-04-13 2011-04-13 采用孤岛拓扑结构的高密度氮化镓器件

Country Status (8)

Country Link
US (1) US8791508B2 (zh)
EP (1) EP2559064A4 (zh)
JP (1) JP6096109B2 (zh)
KR (1) KR20130088743A (zh)
CN (1) CN102893392B (zh)
AU (1) AU2011241423A1 (zh)
CA (1) CA2796155C (zh)
WO (1) WO2011127568A1 (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2016070463A1 (zh) * 2014-11-06 2016-05-12 苏州捷芯威半导体有限公司 一种半导体器件及其制作方法
CN109994456A (zh) * 2017-12-30 2019-07-09 镓能半导体(佛山)有限公司 一种氮化镓器件及氮化镓封装结构

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9818857B2 (en) 2009-08-04 2017-11-14 Gan Systems Inc. Fault tolerant design for large area nitride semiconductor devices
US9029866B2 (en) 2009-08-04 2015-05-12 Gan Systems Inc. Gallium nitride power devices using island topography
USD701843S1 (en) * 2010-12-28 2014-04-01 Sumitomo Electric Industries, Ltd. Semiconductor device
KR102052307B1 (ko) * 2011-11-09 2019-12-04 스카이워크스 솔루션즈, 인코포레이티드 전계 효과 트랜지스터 구조 및 관련된 무선-주파수 스위치
US8921986B2 (en) * 2013-03-15 2014-12-30 Microchip Technology Incorporated Insulated bump bonding
KR101837877B1 (ko) * 2013-10-29 2018-03-12 갠 시스템즈 인크. 대면적 질화물 반도체 디바이스들을 위한 장애 허용 설계
EP3089216B1 (en) * 2013-12-23 2020-09-23 Zhongshan Hkg Technologies Limited Split-gate power semiconductor field-effect transistor
GB201418752D0 (en) * 2014-10-22 2014-12-03 Rolls Royce Plc Lateral field effect transistor device
FR3040539B1 (fr) 2015-08-28 2018-03-09 Stmicroelectronics (Tours) Sas Diode schottky haute tension a nitrure de gallium
US10403624B2 (en) 2017-05-26 2019-09-03 Stmicroelectronics Design And Application S.R.O. Transistors with octagon waffle gate patterns
US10147796B1 (en) * 2017-05-26 2018-12-04 Stmicroelectronics Design And Application S.R.O. Transistors with dissimilar square waffle gate patterns
US10529802B2 (en) 2017-09-14 2020-01-07 Gan Systems Inc. Scalable circuit-under-pad device topologies for lateral GaN power transistors
US10218346B1 (en) 2017-09-14 2019-02-26 Gan Systems Inc. High current lateral GaN transistors with scalable topology and gate drive phase equalization
IT201800010195A1 (it) 2018-11-09 2020-05-09 St Microelectronics Srl Dispositivo elettronico a conduzione laterale basato su gan con layout degli strati metallici migliorato
US11527460B2 (en) 2020-10-30 2022-12-13 Gan Systems Inc. Device topologies for high current lateral power semiconductor devices
US11515235B2 (en) 2020-10-30 2022-11-29 Gan Systems Inc. Device topology for lateral power transistors with low common source inductance

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1321123A (zh) * 1999-09-21 2001-11-07 日本板硝子株式会社 自扫描型发光装置的交叉连接金属布线结构
US20020179005A1 (en) * 1999-05-10 2002-12-05 Masayoshi Koike Method for manufacturing group III nitride compound semiconductor and a light-emitting device using group III nitride compound semiconductor
US20030136984A1 (en) * 2002-01-21 2003-07-24 Semiconductor Technology Academic Research Center Semiconductor device
US6713823B1 (en) * 2002-03-08 2004-03-30 Volterra Semiconductor Corporation Conductive routings in integrated circuits
US20080087915A1 (en) * 2006-10-12 2008-04-17 Yasuhiro Uemoto Nitride semiconductor device and method for fabricating the same

Family Cites Families (97)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3783349A (en) * 1971-05-25 1974-01-01 Harris Intertype Corp Field effect transistor
US4152714A (en) 1978-01-16 1979-05-01 Honeywell Inc. Semiconductor apparatus
JPS55113378A (en) * 1979-02-23 1980-09-01 Hitachi Ltd Semiconductor device and its manufacturing method
JPS57106174A (en) * 1980-12-24 1982-07-01 Fujitsu Ltd Field-effect transistor
US4819042A (en) 1983-10-31 1989-04-04 Kaufman Lance R Isolated package for multiple semiconductor power components
US4636825A (en) * 1985-10-04 1987-01-13 Fairchild Semiconductor Corporation Distributed field effect transistor structure
US4742019A (en) * 1985-10-30 1988-05-03 International Business Machines Corporation Method for forming aligned interconnections between logic stages
JPH07112064B2 (ja) * 1986-02-10 1995-11-29 株式会社東芝 絶縁ゲート電界効果型トランジスタ
JP2679333B2 (ja) 1990-02-26 1997-11-19 日本電気株式会社 ショットキー障壁接合ゲート型電界効果トランジスタ
US5355008A (en) 1993-11-19 1994-10-11 Micrel, Inc. Diamond shaped gate mesh for cellular MOS transistor array
KR0137975B1 (ko) 1994-01-19 1998-06-15 김주용 반도체 장치 및 그 제조방법
JPH08181307A (ja) * 1994-12-26 1996-07-12 Nippondenso Co Ltd 電界効果型パワ−素子集積回路
US5767546A (en) 1994-12-30 1998-06-16 Siliconix Incorporated Laternal power mosfet having metal strap layer to reduce distributed resistance
JP3121618B2 (ja) * 1995-04-06 2001-01-09 インダストリアル テクノロジー リサーチ インスティチュート 多重セルトランジスタのためのn辺多角形セルレイアウト
US5714784A (en) 1995-10-19 1998-02-03 Winbond Electronics Corporation Electrostatic discharge protection device
US6353290B1 (en) 1996-03-06 2002-03-05 The United States Of America As Represented By The Secretary Of The Army Microwave field emitter array limiter
US5789791A (en) 1996-08-27 1998-08-04 National Semiconductor Corporation Multi-finger MOS transistor with reduced gate resistance
US6639277B2 (en) 1996-11-05 2003-10-28 Power Integrations, Inc. High-voltage transistor with multi-layer conduction region
US6002156A (en) * 1997-09-16 1999-12-14 Winbond Electronics Corp. Distributed MOSFET structure with enclosed gate for improved transistor size/layout area ratio and uniform ESD triggering
US6037822A (en) 1997-09-30 2000-03-14 Intel Corporation Method and apparatus for distributing a clock on the silicon backside of an integrated circuit
JP3441353B2 (ja) * 1998-01-29 2003-09-02 京セラ株式会社 電界効果型トランジスタ
US6084266A (en) * 1998-03-02 2000-07-04 Vanguard International Semiconductor Corporation Layout of semiconductor devices to increase the packing density of a wafer
JP2000208759A (ja) 1999-01-12 2000-07-28 Rohm Co Ltd 半導体装置
JP2001028425A (ja) * 1999-07-15 2001-01-30 Mitsubishi Electric Corp 半導体装置及びその製造方法
US6580098B1 (en) 1999-07-27 2003-06-17 Toyoda Gosei Co., Ltd. Method for manufacturing gallium nitride compound semiconductor
GB9919479D0 (en) 1999-08-17 1999-10-20 Imperial College Island arrays
TW493262B (en) 2000-02-10 2002-07-01 Int Rectifier Corp Vertical conduction flip-chip device with bump contacts on single surface
JP4629826B2 (ja) * 2000-02-22 2011-02-09 パナソニック株式会社 半導体集積回路装置
TW518767B (en) 2000-03-31 2003-01-21 Toyoda Gosei Kk Production method of III nitride compound semiconductor and III nitride compound semiconductor element
US6657232B2 (en) 2000-04-17 2003-12-02 Virginia Commonwealth University Defect reduction in GaN and related materials
US6627974B2 (en) 2000-06-19 2003-09-30 Nichia Corporation Nitride semiconductor substrate and method for manufacturing the same, and nitride semiconductor device using nitride semiconductor substrate
US6477023B1 (en) 2000-07-12 2002-11-05 United Microelectronics Corp. Electrostatic discharge protection apparatus
WO2002007312A2 (en) * 2000-07-13 2002-01-24 Isothermal Systems Research, Inc. Power semiconductor switching devices, power converters, integrated circuit assemblies, integrated circuitry, power current switching methods, methods of forming a power semiconductor switching device, power conversion methods, power semiconductor switching device packaging methods, and methods of forming a power transistor
US6548333B2 (en) 2000-12-01 2003-04-15 Cree, Inc. Aluminum gallium nitride/gallium nitride high electron mobility transistors having a gate contact on a gallium nitride based cap segment
US7233028B2 (en) 2001-02-23 2007-06-19 Nitronex Corporation Gallium nitride material devices and methods of forming the same
JP3763753B2 (ja) 2001-06-05 2006-04-05 豊田合成株式会社 Iii族窒化物系化合物半導体素子及びその製造方法
US6818465B2 (en) 2001-08-22 2004-11-16 Sony Corporation Nitride semiconductor element and production method for nitride semiconductor element
US6555873B2 (en) 2001-09-07 2003-04-29 Power Integrations, Inc. High-voltage lateral transistor with a multi-layered extended drain structure
US6894397B2 (en) * 2001-10-03 2005-05-17 International Rectifier Corporation Plural semiconductor devices in monolithic flip chip
JP3968566B2 (ja) 2002-03-26 2007-08-29 日立電線株式会社 窒化物半導体結晶の製造方法及び窒化物半導体ウエハ並びに窒化物半導体デバイス
US7253486B2 (en) 2002-07-31 2007-08-07 Freescale Semiconductor, Inc. Field plate transistor with reduced field plate resistance
TW560120B (en) 2002-09-20 2003-11-01 Chung Shan Inst Of Science Nitride based semiconductor laser diode device including a selective growth mask
JP4232584B2 (ja) * 2002-10-15 2009-03-04 株式会社デンソー 半導体装置
JP4396200B2 (ja) * 2002-10-30 2010-01-13 株式会社デンソー 半導体装置
US6969909B2 (en) 2002-12-20 2005-11-29 Vlt, Inc. Flip chip FET device
JP4510370B2 (ja) * 2002-12-25 2010-07-21 パナソニック株式会社 半導体集積回路装置
KR100493059B1 (ko) 2003-04-18 2005-06-02 삼성전자주식회사 게이트 캐패시턴스를 감소시킬 수 있는 트랜지스터
US6897561B2 (en) * 2003-06-06 2005-05-24 Semiconductor Components Industries, Llc Semiconductor power device having a diamond shaped metal interconnect scheme
WO2005060007A1 (en) * 2003-08-05 2005-06-30 Nitronex Corporation Gallium nitride material transistors and methods associated with the same
JP2005117020A (ja) 2003-09-16 2005-04-28 Stanley Electric Co Ltd 窒化ガリウム系化合物半導体素子とその製造方法
KR100799857B1 (ko) 2003-10-27 2008-01-31 삼성전기주식회사 전극 구조체 및 이를 구비하는 반도체 발광 소자
JP4667756B2 (ja) 2004-03-03 2011-04-13 三菱電機株式会社 半導体装置
US7622318B2 (en) 2004-03-30 2009-11-24 Sony Corporation Method for producing structured substrate, structured substrate, method for producing semiconductor light emitting device, semiconductor light emitting device, method for producing semiconductor device, semiconductor device, method for producing device, and device
JP4662198B2 (ja) 2004-04-14 2011-03-30 住友電気工業株式会社 横型半導体デバイスの配線構造
JP4810072B2 (ja) 2004-06-15 2011-11-09 株式会社東芝 窒素化合物含有半導体装置
US7943949B2 (en) 2004-09-09 2011-05-17 Bridgelux, Inc. III-nitride based on semiconductor device with low-resistance ohmic contacts
JP2006173595A (ja) * 2004-11-22 2006-06-29 Matsushita Electric Ind Co Ltd 半導体集積回路装置及びそれを用いた車載レーダシステム
JP4272142B2 (ja) * 2004-12-07 2009-06-03 株式会社ルネサステクノロジ スイッチング素子並びにそれを用いたアンテナスイッチ回路及び高周波モジュール
JP4995722B2 (ja) * 2004-12-22 2012-08-08 パナソニック株式会社 半導体発光装置、照明モジュール、および照明装置
TWI261891B (en) 2004-12-24 2006-09-11 Richtek Technology Corp Power metal oxide semiconductor transistor layout with lower output resistance and high current limit
JP5280611B2 (ja) * 2005-01-31 2013-09-04 アイメック 半導体デバイスの製造方法、および得られるデバイス
JP5076278B2 (ja) 2005-03-14 2012-11-21 日亜化学工業株式会社 電界効果トランジスタ
US7294892B2 (en) * 2005-05-27 2007-11-13 Faraday Technology Corp. Multi-transistor layout capable of saving area
JP5140962B2 (ja) 2005-10-28 2013-02-13 日亜化学工業株式会社 窒化物半導体基板の製造方法
EP1801855B1 (en) 2005-12-22 2009-01-14 Freiberger Compound Materials GmbH Processes for selective masking of III-N layers and for the preparation of free-standing III-N layers or of devices
US7449762B1 (en) 2006-04-07 2008-11-11 Wide Bandgap Llc Lateral epitaxial GaN metal insulator semiconductor field effect transistor
KR100782430B1 (ko) 2006-09-22 2007-12-05 한국과학기술원 고전력을 위한 내부전계전극을 갖는 갈륨나이트라이드기반의 고전자 이동도 트랜지스터 구조
JP2008108794A (ja) * 2006-10-23 2008-05-08 Sanyo Electric Co Ltd 半導体装置
JP5105160B2 (ja) 2006-11-13 2012-12-19 クリー インコーポレイテッド トランジスタ
JP4296195B2 (ja) * 2006-11-15 2009-07-15 シャープ株式会社 電界効果トランジスタ
JP5300238B2 (ja) * 2006-12-19 2013-09-25 パナソニック株式会社 窒化物半導体装置
JP5082752B2 (ja) 2006-12-21 2012-11-28 日亜化学工業株式会社 半導体発光素子用基板の製造方法及びそれを用いた半導体発光素子
JP4712683B2 (ja) * 2006-12-21 2011-06-29 パナソニック株式会社 トランジスタおよびその製造方法
JP2008198731A (ja) * 2007-02-09 2008-08-28 Toshiba Corp 半導体装置
US8212290B2 (en) 2007-03-23 2012-07-03 Cree, Inc. High temperature performance capable gallium nitride transistor
JP2008311355A (ja) 2007-06-13 2008-12-25 Rohm Co Ltd 窒化物半導体素子
EP2171747B1 (en) 2007-07-26 2016-07-13 Soitec Method for producing improved epitaxial materials
JP5307991B2 (ja) * 2007-07-27 2013-10-02 セミコンダクター・コンポーネンツ・インダストリーズ・リミテッド・ライアビリティ・カンパニー 半導体装置
GB2451884A (en) 2007-08-16 2009-02-18 Sharp Kk A Semiconductor Device and a Method of Manufacture Thereof
JP4762217B2 (ja) 2007-09-28 2011-08-31 富士フイルム株式会社 導光板、導光板ユニットおよび面状照明装置
JP5271562B2 (ja) * 2008-02-15 2013-08-21 本田技研工業株式会社 半導体装置および半導体装置の製造方法
US20090242961A1 (en) 2008-03-31 2009-10-01 Sanh Tang Recessed channel select gate for a memory device
WO2010013195A1 (en) * 2008-07-28 2010-02-04 Nxp B.V. Integrated circuit and method for manufacturing an integrated circuit
EP2151852B1 (en) 2008-08-06 2020-01-15 Soitec Relaxation and transfer of strained layers
US8367520B2 (en) 2008-09-22 2013-02-05 Soitec Methods and structures for altering strain in III-nitride materials
US9117944B2 (en) 2008-09-24 2015-08-25 Koninklijke Philips N.V. Semiconductor light emitting devices grown on composite substrates
JP2010080877A (ja) * 2008-09-29 2010-04-08 Oki Electric Ind Co Ltd 半導体装置
JP5533661B2 (ja) * 2008-10-29 2014-06-25 富士通株式会社 化合物半導体装置及びその製造方法
US7851856B2 (en) 2008-12-29 2010-12-14 Alpha & Omega Semiconductor, Ltd True CSP power MOSFET based on bottom-source LDMOS
JP5487631B2 (ja) * 2009-02-04 2014-05-07 富士通株式会社 化合物半導体装置及びその製造方法
CN102388441B (zh) 2009-04-08 2014-05-07 宜普电源转换公司 增强型GaN高电子迁移率晶体管器件及其制备方法
EP3434787A1 (en) 2009-05-12 2019-01-30 Koninklijke Philips N.V. Phosphodiesterase 4d7 as prostate cancer marker
WO2011014951A1 (en) 2009-08-04 2011-02-10 John Roberts Island matrixed gallium nitride microwave and power switching transistors
US9029866B2 (en) * 2009-08-04 2015-05-12 Gan Systems Inc. Gallium nitride power devices using island topography
JP5414415B2 (ja) 2009-08-06 2014-02-12 株式会社日立製作所 半導体受光素子及びその製造方法
US8134205B2 (en) * 2010-01-06 2012-03-13 Ptek Technology Co., Ltd. Layout structure of power MOS transistor
DE102010001788A1 (de) * 2010-02-10 2011-08-11 Forschungsverbund Berlin e.V., 12489 Skalierbarer Aufbau für laterale Halbleiterbauelemente mit hoher Stromtragfähigkeit

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020179005A1 (en) * 1999-05-10 2002-12-05 Masayoshi Koike Method for manufacturing group III nitride compound semiconductor and a light-emitting device using group III nitride compound semiconductor
CN1321123A (zh) * 1999-09-21 2001-11-07 日本板硝子株式会社 自扫描型发光装置的交叉连接金属布线结构
US20030136984A1 (en) * 2002-01-21 2003-07-24 Semiconductor Technology Academic Research Center Semiconductor device
US6713823B1 (en) * 2002-03-08 2004-03-30 Volterra Semiconductor Corporation Conductive routings in integrated circuits
US20080087915A1 (en) * 2006-10-12 2008-04-17 Yasuhiro Uemoto Nitride semiconductor device and method for fabricating the same

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2016070463A1 (zh) * 2014-11-06 2016-05-12 苏州捷芯威半导体有限公司 一种半导体器件及其制作方法
CN109994456A (zh) * 2017-12-30 2019-07-09 镓能半导体(佛山)有限公司 一种氮化镓器件及氮化镓封装结构

Also Published As

Publication number Publication date
AU2011241423A1 (en) 2012-11-08
JP2013528930A (ja) 2013-07-11
WO2011127568A1 (en) 2011-10-20
US20130049010A1 (en) 2013-02-28
CA2796155C (en) 2013-11-05
CN102893392B (zh) 2015-08-05
CA2796155A1 (en) 2011-10-20
US8791508B2 (en) 2014-07-29
EP2559064A1 (en) 2013-02-20
WO2011127568A4 (en) 2012-01-12
KR20130088743A (ko) 2013-08-08
JP6096109B2 (ja) 2017-03-15
EP2559064A4 (en) 2018-07-18

Similar Documents

Publication Publication Date Title
CN102893392B (zh) 采用孤岛拓扑结构的高密度氮化镓器件
CN101233615B (zh) 半导体元件和电气设备
CN102299174B (zh) 用于高功率的、基于GaN的FET的布图设计
CN103733344B (zh) 半导体装置
US7400014B2 (en) ACCUFET with schottky source contact
CN103367356B (zh) 具有氮化物层的半导体元件
US7485932B2 (en) ACCUFET with Schottky source contact
CN105895680B (zh) 半导体器件
CN104916683A (zh) 一种iii族氮化物基增强型晶体管
TW201234538A (en) Gallium nitride power devices using island topography
WO2020192098A1 (zh) 一种高耐压能力的异质结半导体器件
JP2009004398A (ja) 半導体装置およびこれを用いた電力変換装置
CN101233616A (zh) 半导体元件和电气设备
CN103650141A (zh) 超结半导体装置
CN1947264A (zh) Ⅲ-氮化物双向开关
JP2012234848A (ja) 半導体装置
CN105720053A (zh) 半导体器件和方法
EP2741324A1 (en) III nitride transistor with source connected heat-spreading plate
WO2021088231A1 (zh) 碳化硅mosfet器件的元胞结构及碳化硅mosfet器件
JP2005223349A (ja) 高耐圧半導体装置及びこれを用いた電力変換器
US11810958B2 (en) Transistor component having gate electrodes and field electrodes
CN105280713A (zh) 具有场电极和场电介质的半导体器件
CN211017079U (zh) 一种氮化镓mishemt功率器件的结构
JP2020145341A (ja) 半導体装置
CN107863343A (zh) 平面mos器件及其制造方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant