CN100565857C - 用于倒装片的由被覆线形成的涂覆金属柱形突起 - Google Patents

用于倒装片的由被覆线形成的涂覆金属柱形突起 Download PDF

Info

Publication number
CN100565857C
CN100565857C CNB2004800067345A CN200480006734A CN100565857C CN 100565857 C CN100565857 C CN 100565857C CN B2004800067345 A CNB2004800067345 A CN B2004800067345A CN 200480006734 A CN200480006734 A CN 200480006734A CN 100565857 C CN100565857 C CN 100565857C
Authority
CN
China
Prior art keywords
conductive
semiconductor chip
stud bump
conductive region
semiconductor die
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CNB2004800067345A
Other languages
English (en)
Chinese (zh)
Other versions
CN1759480A (zh
Inventor
R·乔希
C·唐普兹
M·T·里奥斯
E·V·R·克鲁兹
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fairchild Semiconductor Corp
Original Assignee
Fairchild Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fairchild Semiconductor Corp filed Critical Fairchild Semiconductor Corp
Publication of CN1759480A publication Critical patent/CN1759480A/zh
Application granted granted Critical
Publication of CN100565857C publication Critical patent/CN100565857C/zh
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • A—HUMAN NECESSITIES
    • A61—MEDICAL OR VETERINARY SCIENCE; HYGIENE
    • A61N—ELECTROTHERAPY; MAGNETOTHERAPY; RADIATION THERAPY; ULTRASOUND THERAPY
    • A61N1/00—Electrotherapy; Circuits therefor
    • A61N1/18—Applying electric currents by contact electrodes
    • A61N1/32—Applying electric currents by contact electrodes alternating or intermittent currents
    • A61N1/38—Applying electric currents by contact electrodes alternating or intermittent currents for producing shock effects
    • A61N1/39—Heart defibrillators
    • A61N1/3956—Implantable devices for applying electric shocks to the heart, e.g. for cardioversion
    • A—HUMAN NECESSITIES
    • A61—MEDICAL OR VETERINARY SCIENCE; HYGIENE
    • A61N—ELECTROTHERAPY; MAGNETOTHERAPY; RADIATION THERAPY; ULTRASOUND THERAPY
    • A61N1/00—Electrotherapy; Circuits therefor
    • A61N1/18—Applying electric currents by contact electrodes
    • A61N1/32—Applying electric currents by contact electrodes alternating or intermittent currents
    • A61N1/38—Applying electric currents by contact electrodes alternating or intermittent currents for producing shock effects
    • A61N1/39—Heart defibrillators
    • A61N1/395—Heart defibrillators for treating atrial fibrillation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/012—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps
    • H10W72/01221—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps using local deposition
    • H10W72/01225—Manufacture or treatment of bump connectors, dummy bumps or thermal bumps using local deposition in solid form, e.g. by using a powder or by stud bumping
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07231—Techniques
    • H10W72/07236—Soldering or alloying
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/072—Connecting or disconnecting of bump connectors
    • H10W72/07251—Connecting or disconnecting of bump connectors characterised by changes in properties of the bump connectors during connecting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/241—Dispositions, e.g. layouts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/251—Materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/20—Bump connectors, e.g. solder bumps or copper pillars; Dummy bumps; Thermal bumps
    • H10W72/251—Materials
    • H10W72/252—Materials comprising solid metals or solid metalloids, e.g. PbSn, Ag or Cu
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/90—Bond pads, in general
    • H10W72/941—Dispositions of bond pads
    • H10W72/9415—Dispositions of bond pads relative to the surface, e.g. recessed, protruding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings

Landscapes

  • Health & Medical Sciences (AREA)
  • Cardiology (AREA)
  • Heart & Thoracic Surgery (AREA)
  • Engineering & Computer Science (AREA)
  • Biomedical Technology (AREA)
  • Nuclear Medicine, Radiotherapy & Molecular Imaging (AREA)
  • Radiology & Medical Imaging (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Animal Behavior & Ethology (AREA)
  • General Health & Medical Sciences (AREA)
  • Public Health (AREA)
  • Veterinary Medicine (AREA)
  • Wire Bonding (AREA)
CNB2004800067345A 2003-03-10 2004-03-10 用于倒装片的由被覆线形成的涂覆金属柱形突起 Expired - Lifetime CN100565857C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/386,211 US7271497B2 (en) 2003-03-10 2003-03-10 Dual metal stud bumping for flip chip applications
US10/386,211 2003-03-10

Publications (2)

Publication Number Publication Date
CN1759480A CN1759480A (zh) 2006-04-12
CN100565857C true CN100565857C (zh) 2009-12-02

Family

ID=32961649

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2004800067345A Expired - Lifetime CN100565857C (zh) 2003-03-10 2004-03-10 用于倒装片的由被覆线形成的涂覆金属柱形突起

Country Status (6)

Country Link
US (3) US7271497B2 (https=)
JP (1) JP2006520103A (https=)
CN (1) CN100565857C (https=)
DE (1) DE112004000360T5 (https=)
TW (1) TWI353643B (https=)
WO (1) WO2004081990A2 (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9984987B2 (en) 2016-08-05 2018-05-29 Nanya Technology Corporation Semiconductor structure and manufacturing method thereof

Families Citing this family (78)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10388626B2 (en) 2000-03-10 2019-08-20 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming flipchip interconnect structure
ATE459099T1 (de) * 2000-03-10 2010-03-15 Chippac Inc Flipchip-verbindungsstruktur und dessen herstellungsverfahren
US20050161814A1 (en) 2002-12-27 2005-07-28 Fujitsu Limited Method for forming bumps, semiconductor device and method for manufacturing same, substrate processing apparatus, and semiconductor manufacturing apparatus
US7271497B2 (en) * 2003-03-10 2007-09-18 Fairchild Semiconductor Corporation Dual metal stud bumping for flip chip applications
JP2005005598A (ja) * 2003-06-13 2005-01-06 Fujitsu Ltd 半導体装置
DE102004034821A1 (de) * 2004-07-19 2006-03-16 Infineon Technologies Ag Halbleiter und Verfahren zu dessen Herstellung
JP4852041B2 (ja) * 2004-08-10 2012-01-11 デイジ プレシジョン インダストリーズ リミテッド 剪断試験装置
US7256479B2 (en) * 2005-01-13 2007-08-14 Fairchild Semiconductor Corporation Method to manufacture a universal footprint for a package with exposed chip
US7148086B2 (en) * 2005-04-28 2006-12-12 Stats Chippac Ltd. Semiconductor package with controlled solder bump wetting and fabrication method therefor
US20090057852A1 (en) * 2007-08-27 2009-03-05 Madrid Ruben P Thermally enhanced thin semiconductor package
US7371616B2 (en) * 2006-01-05 2008-05-13 Fairchild Semiconductor Corporation Clipless and wireless semiconductor die package and method for making the same
US7541221B2 (en) * 2006-02-04 2009-06-02 Stats Chippac Ltd. Integrated circuit package system with leadfinger support
US20070210426A1 (en) * 2006-03-07 2007-09-13 Gerber Mark A Gold-bumped interposer for vertically integrated semiconductor system
DE102006024943A1 (de) * 2006-05-29 2007-12-06 Texas Instruments Deutschland Gmbh Entwurf und Verfahren für die Befestigung eines Dies auf einem Leiterrahmen in einem Halbleiterbauelement
US7626262B2 (en) * 2006-06-14 2009-12-01 Infineon Technologies Ag Electrically conductive connection, electronic component and method for their production
US7713782B2 (en) * 2006-09-22 2010-05-11 Stats Chippac, Inc. Fusible I/O interconnection systems and methods for flip-chip packaging involving substrate-mounted stud-bumps
US9847309B2 (en) 2006-09-22 2017-12-19 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming vertical interconnect structure between semiconductor die and substrate
US7659192B2 (en) * 2006-12-29 2010-02-09 Intel Corporation Methods of forming stepped bumps and structures formed thereby
US7768105B2 (en) * 2007-01-24 2010-08-03 Fairchild Semiconductor Corporation Pre-molded clip structure
US8106501B2 (en) * 2008-12-12 2012-01-31 Fairchild Semiconductor Corporation Semiconductor die package including low stress configuration
KR101391925B1 (ko) * 2007-02-28 2014-05-07 페어차일드코리아반도체 주식회사 반도체 패키지 및 이를 제조하기 위한 반도체 패키지 금형
KR101489325B1 (ko) 2007-03-12 2015-02-06 페어차일드코리아반도체 주식회사 플립-칩 방식의 적층형 파워 모듈 및 그 파워 모듈의제조방법
US7659531B2 (en) * 2007-04-13 2010-02-09 Fairchild Semiconductor Corporation Optical coupler package
US8637394B2 (en) * 2007-07-05 2014-01-28 Stats Chippac Ltd. Integrated circuit package system with flex bump
JP5282380B2 (ja) * 2007-08-06 2013-09-04 富士通株式会社 半導体装置およびその製造方法
US7902657B2 (en) * 2007-08-28 2011-03-08 Fairchild Semiconductor Corporation Self locking and aligning clip structure for semiconductor die package
US7737548B2 (en) 2007-08-29 2010-06-15 Fairchild Semiconductor Corporation Semiconductor die package including heat sinks
US20090057855A1 (en) * 2007-08-30 2009-03-05 Maria Clemens Quinones Semiconductor die package including stand off structures
US7750466B2 (en) * 2007-09-07 2010-07-06 Intel Corporation Microelectronic assembly having second level interconnects including solder joints reinforced with crack arrester elements and method of forming same
JP4431606B2 (ja) * 2007-10-05 2010-03-17 シャープ株式会社 半導体装置、半導体装置の実装方法、および半導体装置の実装構造
US7589338B2 (en) * 2007-11-30 2009-09-15 Fairchild Semiconductor Corporation Semiconductor die packages suitable for optoelectronic applications having clip attach structures for angled mounting of dice
US20090140266A1 (en) * 2007-11-30 2009-06-04 Yong Liu Package including oriented devices
KR20090062612A (ko) * 2007-12-13 2009-06-17 페어차일드코리아반도체 주식회사 멀티 칩 패키지
US7749887B2 (en) 2007-12-18 2010-07-06 Micron Technology, Inc. Methods of fluxless micro-piercing of solder balls, and resulting devices
US7781872B2 (en) * 2007-12-19 2010-08-24 Fairchild Semiconductor Corporation Package with multiple dies
US8106406B2 (en) * 2008-01-09 2012-01-31 Fairchild Semiconductor Corporation Die package including substrate with molded device
US7626249B2 (en) * 2008-01-10 2009-12-01 Fairchild Semiconductor Corporation Flex clip connector for semiconductor device
US20090194856A1 (en) * 2008-02-06 2009-08-06 Gomez Jocel P Molded package assembly
KR101524545B1 (ko) * 2008-02-28 2015-06-01 페어차일드코리아반도체 주식회사 전력 소자 패키지 및 그 제조 방법
US7768108B2 (en) * 2008-03-12 2010-08-03 Fairchild Semiconductor Corporation Semiconductor die package including embedded flip chip
US8018054B2 (en) * 2008-03-12 2011-09-13 Fairchild Semiconductor Corporation Semiconductor die package including multiple semiconductor dice
KR101519062B1 (ko) * 2008-03-31 2015-05-11 페어차일드코리아반도체 주식회사 반도체 소자 패키지
US9324611B2 (en) 2008-04-03 2016-04-26 Micron Technology, Inc. Corrosion resistant via connections in semiconductor substrates and methods of making same
US20090278241A1 (en) * 2008-05-08 2009-11-12 Yong Liu Semiconductor die package including die stacked on premolded substrate including die
US7951648B2 (en) 2008-07-01 2011-05-31 International Business Machines Corporation Chip-level underfill method of manufacture
US9524945B2 (en) 2010-05-18 2016-12-20 Taiwan Semiconductor Manufacturing Company, Ltd. Cu pillar bump with L-shaped non-metal sidewall protection structure
US8193618B2 (en) 2008-12-12 2012-06-05 Fairchild Semiconductor Corporation Semiconductor die package with clip interconnection
US20100148337A1 (en) * 2008-12-17 2010-06-17 Yong Liu Stackable semiconductor package and process to manufacture same
US7973393B2 (en) 2009-02-04 2011-07-05 Fairchild Semiconductor Corporation Stacked micro optocouplers and methods of making the same
US8222718B2 (en) * 2009-02-05 2012-07-17 Fairchild Semiconductor Corporation Semiconductor die package and method for making the same
US8371497B2 (en) * 2009-06-11 2013-02-12 Qualcomm Incorporated Method for manufacturing tight pitch, flip chip integrated circuit packages
US8377816B2 (en) 2009-07-30 2013-02-19 Taiwan Semiconductor Manufacturing Company, Ltd. Method of forming electrical connections
US8841766B2 (en) 2009-07-30 2014-09-23 Taiwan Semiconductor Manufacturing Company, Ltd. Cu pillar bump with non-metal sidewall protection structure
TW201133745A (en) * 2009-08-27 2011-10-01 Advanpack Solutions Private Ltd Stacked bump interconnection structure and semiconductor package formed using the same
US8324738B2 (en) 2009-09-01 2012-12-04 Taiwan Semiconductor Manufacturing Company, Ltd. Self-aligned protection layer for copper post structure
US8659155B2 (en) * 2009-11-05 2014-02-25 Taiwan Semiconductor Manufacturing Company, Ltd. Mechanisms for forming copper pillar bumps
US8766439B2 (en) * 2009-12-10 2014-07-01 International Business Machines Corporation Integrated circuit chip with pyramid or cone-shaped conductive pads for flexible C4 connections and a method of forming the integrated circuit chip
US8610270B2 (en) 2010-02-09 2013-12-17 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and semiconductor assembly with lead-free solder
US8441124B2 (en) 2010-04-29 2013-05-14 Taiwan Semiconductor Manufacturing Company, Ltd. Cu pillar bump with non-metal sidewall protection structure
US9018758B2 (en) 2010-06-02 2015-04-28 Taiwan Semiconductor Manufacturing Company, Ltd. Cu pillar bump with non-metal sidewall spacer and metal top cap
US8381965B2 (en) * 2010-07-22 2013-02-26 Taiwan Semiconductor Manufacturing Company, Ltd. Thermal compress bonding
US8360303B2 (en) * 2010-07-22 2013-01-29 Taiwan Semiconductor Manufacturing Company, Ltd. Forming low stress joints using thermal compress bonding
CN101937858A (zh) * 2010-08-03 2011-01-05 清华大学 一种倒装芯片凸点结构的圆片级制造方法
US8546254B2 (en) 2010-08-19 2013-10-01 Taiwan Semiconductor Manufacturing Company, Ltd. Mechanisms for forming copper pillar bumps using patterned anodes
US20120161312A1 (en) * 2010-12-23 2012-06-28 Hossain Md Altaf Non-solder metal bumps to reduce package height
US8421204B2 (en) 2011-05-18 2013-04-16 Fairchild Semiconductor Corporation Embedded semiconductor power modules and packages
TWI453837B (zh) * 2011-06-13 2014-09-21 日月光半導體製造股份有限公司 具有非導電層的半導體封裝及其製造方法
JP6035714B2 (ja) * 2011-08-17 2016-11-30 ソニー株式会社 半導体装置、半導体装置の製造方法、及び、電子機器
US9691706B2 (en) 2012-01-23 2017-06-27 Taiwan Semiconductor Manufacturing Company, Ltd. Multi-chip fan out package and methods of forming the same
US9768137B2 (en) * 2012-04-30 2017-09-19 Taiwan Semiconductor Manufacturing Company, Ltd. Stud bump structure for semiconductor package assemblies
CN102699466B (zh) * 2012-06-19 2015-08-19 中国振华集团永光电子有限公司 半导体电极组件的钎焊方法
US10192796B2 (en) 2012-09-14 2019-01-29 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming dual-sided interconnect structures in FO-WLCSP
US9818734B2 (en) 2012-09-14 2017-11-14 STATS ChipPAC Pte. Ltd. Semiconductor device and method of forming build-up interconnect structures over a temporary substrate
US9576888B2 (en) * 2013-03-12 2017-02-21 Taiwan Semiconductor Manufacturing Company, Ltd. Package on-package joint structure with molding open bumps
US9893017B2 (en) 2015-04-09 2018-02-13 STATS ChipPAC Pte. Ltd. Double-sided semiconductor package and dual-mold method of making same
FR3041625B1 (fr) * 2015-09-29 2021-07-30 Tronics Microsystems Dispositif de fixation de deux elements tels qu'une puce, un interposeur et un support
WO2017171857A1 (en) * 2016-04-01 2017-10-05 Intel Corporation Systems and methods for replaceable ball grid array (bga) packages on board substrates
US10600755B2 (en) * 2017-08-10 2020-03-24 Amkor Technology, Inc. Method of manufacturing an electronic device and electronic device manufactured thereby

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6495397B2 (en) * 2001-03-28 2002-12-17 Intel Corporation Fluxless flip chip interconnection

Family Cites Families (67)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1170186A (en) 1968-08-21 1969-11-12 Standard Telephones Cables Ltd Relay Contacts and Method of Manufacture of Same.
US4005472A (en) * 1975-05-19 1977-01-25 National Semiconductor Corporation Method for gold plating of metallic layers on semiconductive devices
US4188438A (en) * 1975-06-02 1980-02-12 National Semiconductor Corporation Antioxidant coating of copper parts for thermal compression gang bonding of semiconductive devices
JPS6115370A (ja) * 1984-06-30 1986-01-23 Toshiba Corp 半導体装置
DE3344291A1 (de) * 1983-12-07 1985-06-13 Skw Trostberg Ag, 8223 Trostberg Dispergiermittel fuer salzhaltige systeme
JPS60160554A (ja) * 1984-01-31 1985-08-22 Nec Home Electronics Ltd 螢光ランプ
US5476211A (en) * 1993-11-16 1995-12-19 Form Factor, Inc. Method of manufacturing electrical contacts, using a sacrificial member
US5829128A (en) * 1993-11-16 1998-11-03 Formfactor, Inc. Method of mounting resilient contact structures to semiconductor devices
JPS6297360A (ja) * 1985-10-24 1987-05-06 Mitsubishi Metal Corp 半導体装置のボンデイングワイヤ用表面被覆高純度銅極細線
JPS62206857A (ja) * 1986-03-07 1987-09-11 Oki Electric Ind Co Ltd 突起状電極の形成方法
US4750666A (en) * 1986-04-17 1988-06-14 General Electric Company Method of fabricating gold bumps on IC's and power chips
JP2515745B2 (ja) * 1986-07-14 1996-07-10 株式会社日立製作所 半導体装置の製造方法
US5189507A (en) * 1986-12-17 1993-02-23 Raychem Corporation Interconnection of electronic components
US4976393A (en) 1986-12-26 1990-12-11 Hitachi, Ltd. Semiconductor device and production process thereof, as well as wire bonding device used therefor
JPS63168031A (ja) * 1986-12-29 1988-07-12 Tanaka Electron Ind Co Ltd 半導体装置
US5169680A (en) * 1987-05-07 1992-12-08 Intel Corporation Electroless deposition for IC fabrication
JP2852134B2 (ja) * 1991-02-20 1999-01-27 日本電気株式会社 バンプ形成方法
JP3116412B2 (ja) * 1991-05-16 2000-12-11 セイコーエプソン株式会社 半導体装置のバンプ電極形成方法、表示装置及び電子印字装置
US6295729B1 (en) * 1992-10-19 2001-10-02 International Business Machines Corporation Angled flying lead wire bonding process
US5334804A (en) * 1992-11-17 1994-08-02 Fujitsu Limited Wire interconnect structures for connecting an integrated circuit to a substrate
US5485949A (en) 1993-04-30 1996-01-23 Matsushita Electric Industrial Co., Ltd. Capillary for a wire bonding apparatus and a method for forming an electric connection bump using the capillary
JPH0766209A (ja) 1993-08-23 1995-03-10 Furukawa Electric Co Ltd:The バンプ材並びにその製造方法及びそれを用いた光部品実装方法
US5508561A (en) * 1993-11-15 1996-04-16 Nec Corporation Apparatus for forming a double-bump structure used for flip-chip mounting
JP2928724B2 (ja) 1994-05-18 1999-08-03 三菱電機株式会社 半導体装置の製造方法
US5813115A (en) * 1994-08-03 1998-09-29 Matsushita Electric Industrial Co., Ltd. Method of mounting a semiconductor chip on a wiring substrate
JP2992464B2 (ja) * 1994-11-04 1999-12-20 キヤノン株式会社 集電電極用被覆ワイヤ、該集電電極用被覆ワイヤを用いた光起電力素子及びその製造方法
US5854558A (en) * 1994-11-18 1998-12-29 Fujitsu Limited Test board for testing a semiconductor device and method of testing the semiconductor device
DE4442960C1 (de) * 1994-12-02 1995-12-21 Fraunhofer Ges Forschung Lothöcker für die Flip-Chip-Montage und Verfahren zu dessen Herstellung
US5665996A (en) * 1994-12-30 1997-09-09 Siliconix Incorporated Vertical power mosfet having thick metal layer to reduce distributed resistance
EP0722198A3 (en) * 1995-01-10 1996-10-23 Texas Instruments Inc Bond wire with integrated contact area
US5660319A (en) * 1995-01-17 1997-08-26 Texas Instruments Incorporated Ultrasonic bonding process
US5831441A (en) * 1995-06-30 1998-11-03 Fujitsu Limited Test board for testing a semiconductor device, method of testing the semiconductor device, contact device, test method using the contact device, and test jig for testing the semiconductor device
US5789809A (en) 1995-08-22 1998-08-04 National Semiconductor Corporation Thermally enhanced micro-ball grid array package
KR100186752B1 (ko) * 1995-09-04 1999-04-15 황인길 반도체 칩 본딩방법
US5637916A (en) 1996-02-02 1997-06-10 National Semiconductor Corporation Carrier based IC packaging arrangement
JP3409957B2 (ja) * 1996-03-06 2003-05-26 松下電器産業株式会社 半導体ユニット及びその形成方法
JP3146345B2 (ja) * 1996-03-11 2001-03-12 アムコー テクノロジー コリア インコーポレーティド バンプチップスケール半導体パッケージのバンプ形成方法
US6104201A (en) * 1996-11-08 2000-08-15 International Business Machines Corporation Method and apparatus for passive characterization of semiconductor substrates subjected to high energy (MEV) ion implementation using high-injection surface photovoltage
JP3065549B2 (ja) * 1997-01-09 2000-07-17 富士通株式会社 半導体チップ部品の実装方法
JP2962351B2 (ja) * 1997-03-31 1999-10-12 日本電気株式会社 半導体チップへの接合構造及びそれを用いた半導体装置
KR100244504B1 (ko) * 1997-11-15 2000-02-01 김영환 칩 사이즈 반도체 패키지의 제조방법
US5969418A (en) * 1997-12-22 1999-10-19 Ford Motor Company Method of attaching a chip to a flexible substrate
US6023094A (en) 1998-01-14 2000-02-08 National Semiconductor Corporation Semiconductor wafer having a bottom surface protective coating
JPH11307585A (ja) * 1998-04-22 1999-11-05 Sony Corp 半導体装置
US6084308A (en) 1998-06-30 2000-07-04 National Semiconductor Corporation Chip-on-chip integrated circuit package and method for making the same
US6133634A (en) 1998-08-05 2000-10-17 Fairchild Semiconductor Corporation High performance flip chip package
US6246011B1 (en) * 1998-12-02 2001-06-12 Nortel Networks Limited Solder joint reliability
JP4260263B2 (ja) * 1999-01-28 2009-04-30 株式会社ルネサステクノロジ 半導体装置
JP2001326245A (ja) * 2000-05-16 2001-11-22 Hitachi Ltd 半導体装置およびその製造方法
JP3382918B2 (ja) 2000-05-31 2003-03-04 田中電子工業株式会社 半導体素子接続用金線
EP1215724B1 (en) * 2000-11-20 2012-10-31 Texas Instruments Incorporated Wire bonded semiconductor device with low capacitance coupling
JP3910363B2 (ja) * 2000-12-28 2007-04-25 富士通株式会社 外部接続端子
US6469384B2 (en) 2001-02-01 2002-10-22 Fairchild Semiconductor Corporation Unmolded package for a semiconductor device
US6653170B1 (en) * 2001-02-06 2003-11-25 Charles W. C. Lin Semiconductor chip assembly with elongated wire ball bonded to chip and electrolessly plated to support circuit
JP3845033B2 (ja) * 2001-03-29 2006-11-15 株式会社東芝 半導体パッケージ及びその製造方法
JP2002353371A (ja) * 2001-05-25 2002-12-06 Shinko Electric Ind Co Ltd 半導体装置及びその製造方法
JP2002368034A (ja) * 2001-06-11 2002-12-20 Denso Corp バンプ形成装置及びそれを用いたバンプ形成方法
JP3868766B2 (ja) * 2001-07-02 2007-01-17 株式会社東芝 半導体装置
US6500760B1 (en) * 2001-08-02 2002-12-31 Sandia Corporation Gold-based electrical interconnections for microelectronic devices
JP2003068783A (ja) * 2001-08-23 2003-03-07 Tanaka Electronics Ind Co Ltd 無鉛クラッドワイヤ
EP1295985B1 (en) * 2001-09-20 2005-08-31 Sumitomo Rubber Industries Ltd. Method for making coated metallic cord
US6566749B1 (en) 2002-01-15 2003-05-20 Fairchild Semiconductor Corporation Semiconductor die package with improved thermal and electrical performance
TWI287282B (en) 2002-03-14 2007-09-21 Fairchild Kr Semiconductor Ltd Semiconductor package having oxidation-free copper wire
TW200414453A (en) * 2002-03-26 2004-08-01 Sumitomo Electric Wintec Inc Bonding wire and IC device using the bonding wire
JP4204359B2 (ja) * 2002-03-26 2009-01-07 株式会社野毛電気工業 ボンディングワイヤーおよびそれを使用した集積回路デバイス
US7271497B2 (en) * 2003-03-10 2007-09-18 Fairchild Semiconductor Corporation Dual metal stud bumping for flip chip applications
JP3716391B2 (ja) * 2003-03-18 2005-11-16 株式会社野毛電気工業 バンプ形成用パラジウム被覆ワイヤ

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6495397B2 (en) * 2001-03-28 2002-12-17 Intel Corporation Fluxless flip chip interconnection

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9984987B2 (en) 2016-08-05 2018-05-29 Nanya Technology Corporation Semiconductor structure and manufacturing method thereof
US10141275B2 (en) 2016-08-05 2018-11-27 Nanya Technology Corporation Method for manufacturing a semiconductor structure

Also Published As

Publication number Publication date
US7932171B2 (en) 2011-04-26
WO2004081990A3 (en) 2005-03-31
WO2004081990A2 (en) 2004-09-23
TW200425364A (en) 2004-11-16
JP2006520103A (ja) 2006-08-31
DE112004000360T5 (de) 2013-04-11
US7271497B2 (en) 2007-09-18
US20090186452A1 (en) 2009-07-23
US20060189116A1 (en) 2006-08-24
CN1759480A (zh) 2006-04-12
TWI353643B (en) 2011-12-01
US7501337B2 (en) 2009-03-10
US20040178481A1 (en) 2004-09-16

Similar Documents

Publication Publication Date Title
CN100565857C (zh) 用于倒装片的由被覆线形成的涂覆金属柱形突起
US8525350B2 (en) Fusible I/O interconnection systems and methods for flip-chip packaging involving substrate-mounted stud bumps
US6683375B2 (en) Semiconductor die including conductive columns
TWI258822B (en) Wafer-level coated copper stud bumps
TWI390642B (zh) 穩定之金凸塊焊料連接
US12394769B2 (en) Batch soldering of different elements in power module
JP3868766B2 (ja) 半導体装置
EP1367644A1 (en) Semiconductor electronic device and method of manufacturing thereof
CN102629598B (zh) 具有金属化源极、栅极与漏极接触区域的半导体芯片的封装
JP2007288013A (ja) 半導体装置の製造方法
JP3675374B2 (ja) 半導体装置
CN115148697A (zh) 半导体封装结构及其制造方法
JP2003298007A (ja) 半導体装置およびその製造方法
JP2003037243A (ja) 半導体装置
JPH08316272A (ja) 半導体装置、その製造方法、及び半導体装置用フレキシブル基板

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CX01 Expiry of patent term
CX01 Expiry of patent term

Granted publication date: 20091202