WO2007138826A1 - セラミック多層基板の製造方法 - Google Patents
セラミック多層基板の製造方法 Download PDFInfo
- Publication number
- WO2007138826A1 WO2007138826A1 PCT/JP2007/059612 JP2007059612W WO2007138826A1 WO 2007138826 A1 WO2007138826 A1 WO 2007138826A1 JP 2007059612 W JP2007059612 W JP 2007059612W WO 2007138826 A1 WO2007138826 A1 WO 2007138826A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- ceramic
- unfired
- boundary
- conductor pattern
- multilayer substrate
- Prior art date
Links
- 239000000919 ceramic Substances 0.000 title claims abstract description 237
- 239000000758 substrate Substances 0.000 title claims abstract description 85
- 238000000034 method Methods 0.000 title claims abstract description 26
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 24
- 239000004020 conductor Substances 0.000 claims abstract description 110
- 238000010304 firing Methods 0.000 claims abstract description 50
- 239000000463 material Substances 0.000 claims description 17
- 230000001629 suppression Effects 0.000 claims description 17
- 238000005245 sintering Methods 0.000 claims description 11
- 238000010030 laminating Methods 0.000 claims description 3
- 230000006399 behavior Effects 0.000 abstract 1
- 239000010410 layer Substances 0.000 description 59
- 239000000843 powder Substances 0.000 description 22
- 239000002245 particle Substances 0.000 description 15
- 239000002241 glass-ceramic Substances 0.000 description 14
- 239000011230 binding agent Substances 0.000 description 6
- 239000011521 glass Substances 0.000 description 6
- 230000004048 modification Effects 0.000 description 6
- 238000012986 modification Methods 0.000 description 6
- 239000002002 slurry Substances 0.000 description 5
- 239000002131 composite material Substances 0.000 description 4
- 238000005520 cutting process Methods 0.000 description 4
- 239000012535 impurity Substances 0.000 description 4
- 239000000203 mixture Substances 0.000 description 3
- 239000004014 plasticizer Substances 0.000 description 3
- 239000002904 solvent Substances 0.000 description 3
- 239000002344 surface layer Substances 0.000 description 3
- CPLXHLVBOLITMK-UHFFFAOYSA-N Magnesium oxide Chemical compound [Mg]=O CPLXHLVBOLITMK-UHFFFAOYSA-N 0.000 description 2
- MCMNRKCIXSYSNV-UHFFFAOYSA-N Zirconium dioxide Chemical compound O=[Zr]=O MCMNRKCIXSYSNV-UHFFFAOYSA-N 0.000 description 2
- 239000000654 additive Substances 0.000 description 2
- 230000000996 additive effect Effects 0.000 description 2
- PNEYBMLMFCGWSK-UHFFFAOYSA-N aluminium oxide Inorganic materials [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 238000005266 casting Methods 0.000 description 2
- 230000032798 delamination Effects 0.000 description 2
- 238000009826 distribution Methods 0.000 description 2
- 238000007606 doctor blade method Methods 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 239000003960 organic solvent Substances 0.000 description 2
- 238000007639 printing Methods 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- OAYXUHPQHDHDDZ-UHFFFAOYSA-N 2-(2-butoxyethoxy)ethanol Chemical compound CCCCOCCOCCO OAYXUHPQHDHDDZ-UHFFFAOYSA-N 0.000 description 1
- VXQBJTKSVGFQOL-UHFFFAOYSA-N 2-(2-butoxyethoxy)ethyl acetate Chemical compound CCCCOCCOCCOC(C)=O VXQBJTKSVGFQOL-UHFFFAOYSA-N 0.000 description 1
- QTBSBXVTEAMEQO-UHFFFAOYSA-M Acetate Chemical compound CC([O-])=O QTBSBXVTEAMEQO-UHFFFAOYSA-M 0.000 description 1
- 239000004925 Acrylic resin Substances 0.000 description 1
- 229920000178 Acrylic resin Polymers 0.000 description 1
- ZTQSAGDEMFDKMZ-UHFFFAOYSA-N Butyraldehyde Chemical compound CCCC=O ZTQSAGDEMFDKMZ-UHFFFAOYSA-N 0.000 description 1
- 239000001856 Ethyl cellulose Substances 0.000 description 1
- ZZSNKZQZMQGXPY-UHFFFAOYSA-N Ethyl cellulose Chemical compound CCOCC1OC(OC)C(OCC)C(OCC)C1OC1C(O)C(O)C(OC)C(CO)O1 ZZSNKZQZMQGXPY-UHFFFAOYSA-N 0.000 description 1
- 239000012190 activator Substances 0.000 description 1
- 150000001298 alcohols Chemical class 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 229910002113 barium titanate Inorganic materials 0.000 description 1
- JRPBQTZRNDNNOP-UHFFFAOYSA-N barium titanate Chemical compound [Ba+2].[Ba+2].[O-][Ti]([O-])([O-])[O-] JRPBQTZRNDNNOP-UHFFFAOYSA-N 0.000 description 1
- 238000005452 bending Methods 0.000 description 1
- 238000005422 blasting Methods 0.000 description 1
- WUKWITHWXAAZEY-UHFFFAOYSA-L calcium difluoride Chemical compound [F-].[F-].[Ca+2] WUKWITHWXAAZEY-UHFFFAOYSA-L 0.000 description 1
- 229910010293 ceramic material Inorganic materials 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 239000011362 coarse particle Substances 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000003989 dielectric material Substances 0.000 description 1
- 239000002270 dispersing agent Substances 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 229920001249 ethyl cellulose Polymers 0.000 description 1
- 235000019325 ethyl cellulose Nutrition 0.000 description 1
- 239000012467 final product Substances 0.000 description 1
- 239000010436 fluorite Substances 0.000 description 1
- 239000011888 foil Substances 0.000 description 1
- -1 for example Polymers 0.000 description 1
- 238000007646 gravure printing Methods 0.000 description 1
- 238000009499 grossing Methods 0.000 description 1
- 230000002706 hydrostatic effect Effects 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 239000013067 intermediate product Substances 0.000 description 1
- 238000005304 joining Methods 0.000 description 1
- 238000004898 kneading Methods 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
- 238000011068 loading method Methods 0.000 description 1
- 238000009766 low-temperature sintering Methods 0.000 description 1
- 239000000395 magnesium oxide Substances 0.000 description 1
- 239000000696 magnetic material Substances 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000005259 measurement Methods 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 239000000113 methacrylic resin Substances 0.000 description 1
- 238000002156 mixing Methods 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- 239000000047 product Substances 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 230000000452 restraining effect Effects 0.000 description 1
- 238000005488 sandblasting Methods 0.000 description 1
- 238000007650 screen-printing Methods 0.000 description 1
- 229910052709 silver Inorganic materials 0.000 description 1
- 238000003756 stirring Methods 0.000 description 1
- 239000011800 void material Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0044—Mechanical working of the substrate, e.g. drilling or punching
- H05K3/0052—Depaneling, i.e. dividing a panel into circuit boards; Working of the edges of circuit boards
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4803—Insulating or insulated parts, e.g. mountings, containers, diamond heatsinks
- H01L21/4807—Ceramic parts
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0272—Adaptations for fluid transport, e.g. channels, holes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/03—Use of materials for the substrate
- H05K1/0306—Inorganic insulating substrates, e.g. ceramic, glass
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09009—Substrate related
- H05K2201/0909—Preformed cutting or breaking line
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09145—Edge details
- H05K2201/09163—Slotted edge
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/09654—Shape and layout details of conductors covering at least two types of conductors provided for in H05K2201/09218 - H05K2201/095
- H05K2201/09781—Dummy conductors, i.e. not used for normal transport of current; Dummy electrodes of components
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4626—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials
- H05K3/4629—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials laminating inorganic sheets comprising printed circuits, e.g. green ceramic sheets
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T428/00—Stock material or miscellaneous articles
- Y10T428/16—Two dimensionally sectional layer
- Y10T428/163—Next to unitary web or sheet of equal or greater extent
- Y10T428/164—Continuous two dimensionally sectional layer
- Y10T428/166—Glass, ceramic, or metal sections [e.g., floor or wall tile, etc.]
Definitions
- the present invention relates to a method for manufacturing a ceramic multilayer substrate, and more particularly to a method for manufacturing a ceramic multilayer substrate in which a plurality of ceramic layers are stacked.
- a ceramic multilayer substrate in which a plurality of ceramic layers are laminated is fired at the same time in the state of an aggregate substrate including a portion to become a plurality of ceramic multilayer substrates, and is divided into one ceramic multilayer substrate after firing. By doing so, it can be manufactured efficiently.
- Patent Document 1 discloses a method in which a raw ceramic sheet having a dividing line is transferred and laminated to form a laminated body, and the laminated body is heat-treated, and then the dividing line is irradiated with a CO laser.
- Patent Document 1 Japanese Utility Model Publication No. 4 38071
- Patent Document 2 JP-A-5-75262
- Patent Document 1 requires a large and expensive CO laser irradiation apparatus.
- laser irradiation takes a long time, and the substrate may be damaged due to thermal strain during the cutting cage, or the vicinity of the cut surface may be deformed or altered by the heat of the laser.
- the pressure-bonded body after forming the divided grooves may have problems such as deformation or breakage of the divided groove force during conveyance. Also, when the heat-treated substrate is creased, it may crack at an unintended position outside the dividing groove, resulting in defective products. Even if it can be divided along the dividing groove, the cut surface becomes irregularly shaped. May lose power.
- the present invention intends to provide a method for manufacturing a ceramic multilayer substrate and a collective substrate for ceramic multilayer substrates, which can accurately and easily manufacture a ceramic multilayer substrate. .
- the present invention provides a method for producing a ceramic multilayer substrate configured as follows.
- a method for producing a ceramic multilayer substrate includes: (1) a first step of forming an unfired ceramic laminate formed by laminating a plurality of unfired ceramic layers; and (2) the unfired ceramic laminate. A second step of firing and sintering the unfired ceramic layer; and (3) dividing the sintered ceramic laminate formed by firing the unfired ceramic laminate into a plurality of pieces. And a third step.
- the unfired ceramic laminate formed in the first step is the sintered ceramic laminate divided in the third step on one main surface of at least one unfired ceramic layer.
- an unfired boundary-arranged thick film pattern that is disposed along a portion corresponding to the boundary between the piece pieces and that has a different firing shrinkage behavior from the adjacent unfired ceramic layer.
- the boundary disposed thick film pattern A gap is formed adjacent to at least a portion of the outer edge of the.
- the sintered ceramic laminate is divided into a plurality of pieces along the gap.
- the difference between the firing shrinkage behavior of the ceramic layer and the firing shrinkage behavior of the boundary-arranged thick film pattern for example, firing shrinkage start temperature, firing shrinkage end temperature, firing Due to differences in shrinkage, etc.
- voids are formed on the sides of the sintered boundary-arranged thick film pattern.
- the sintered ceramic laminate can be divided into pieces, with the cut surface passing through the voids. Even if the piece formed by dividing the sintered ceramic laminate is one piece divided according to the final product, a plurality of pieces are divided in a later stage. It may be an intermediate product containing pieces.
- Unfired ceramic layer May be a ceramic green sheet in which ceramic powder is molded into a sheet, or a thick film printed layer in which a paste containing ceramic powder is printed in layers.
- the firing shrinkage start temperature of the unfired boundary arrangement thick film pattern is lower than the firing shrinkage start temperature of the unfired ceramic layer in contact with the border arrangement thick film pattern.
- the boundary-arranged thick film pattern starts to shrink before the surrounding ceramic layer.
- a gap is formed on the side.
- the firing shrinkage ratio of the unfired boundary-arranged thick film pattern is
- the firing shrinkage rate of the ceramic layer in contact with the boundary arrangement thick film pattern is larger.
- the shrinkage amount of the boundary arrangement thick film pattern is larger than the shrinkage amount of the surrounding ceramic layer. It is formed.
- the unfired ceramic laminate is disposed between different layers of the unfired ceramic layer, and extends in the stacking direction of the unfired ceramic layer with at least a partial force at each outer edge.
- a plurality of border-arranged thick film patterns disposed along a common virtual plane.
- the sintered ceramic laminate can be divided with a virtual plane common to a plurality of voids extending in the lamination direction as boundaries.
- Multiple borderline thick film patterns may be placed on one side or on both sides with respect to a common virtual plane.
- the method further includes a step of removing the unfired shrinkage suppression layer that is in close contact with the sintered ceramic laminate.
- the unfired ceramic laminate firing shrinkage in the direction perpendicular to the stacking direction (that is, the main surface direction of the unfired ceramic laminate) is suppressed by the shrinkage suppression layer, and the unfired ceramic laminate is Since the firing shrinks greatly in the thickness direction, voids are likely to be generated on the side portions of the boundary-arranged thick film pattern.
- the unfired boundary arrangement thick film pattern is an unfired boundary arrangement conductor pattern containing a conductor material.
- an internal circuit conductor pattern constituting a built-in element is provided between the ceramic layers of the sintered ceramic laminate. It is preferable that the internal circuit conductor pattern and the border arrangement conductor pattern are electrically separated from each other.
- the internal circuit conductor pattern constitutes a built-in element such as a capacitor, an inductor, a wiring line, and a ground after firing. Since the internal circuit conductor pattern and the boundary arrangement conductor pattern are electrically independent from each other, different materials can be used for each. That is, the boundary conductor pattern is made of a material that forms a gap adjacent to the outer edge of the boundary conductor pattern, and the inner circuit conductor pattern is adjacent to the outer edge of the inner circuit conductor pattern (built-in element). Materials that do not form voids can be used, and there is a high degree of freedom in material selection.
- a built-in element is formed between the ceramic layers of the sintered ceramic laminate by at least a part of the boundary arrangement conductor pattern.
- the boundary arrangement conductor pattern can also serve as at least a part of the internal circuit conductor pattern constituting the built-in element. Since the same material can be used for the boundary arrangement conductor pattern and the internal circuit conductor pattern, the process can be simplified. Further, since it is not necessary to provide a gap between the boundary conductor pattern and the internal circuit conductor pattern, the ceramic multilayer substrate can be miniaturized. Furthermore, it is possible to electrically connect the internal element and the outside by using the boundary arrangement conductor pattern exposed on the cut surface of the sintered ceramic laminate.
- the method includes a step of mounting a surface mount electronic component on the laminate before or after dividing the sintered ceramic laminate into a plurality of pieces.
- the present invention provides a ceramic multilayer structured as follows. An aggregate substrate of substrates is provided.
- An aggregate substrate of ceramic multilayer substrates includes a plurality of ceramic layers bonded to each other and a conductor pattern disposed in at least one of the ceramic layers, and includes a portion that becomes a plurality of ceramic multilayer substrates. It is a collective board. When the aggregate substrate is viewed from the stacking direction of the ceramic layers, a gap is formed at the boundary between the ceramic multilayer substrates adjacent to at least a part of the outer edge of the conductor pattern.
- the aggregate substrate can be divided into partial pieces including one or more ceramic multilayer substrates such that the cut surfaces pass through the gaps.
- the sintered laminate is divided using the voids formed by the difference in firing shrinkage behavior between the unfired ceramic layer and the unfired boundary-arranged thick film pattern. And a ceramic multilayer substrate can be manufactured easily.
- FIG. 1 is a cross-sectional view showing a manufacturing process of a ceramic multilayer substrate. (Example 1)
- FIG. 2 is a plan view showing a boundary-arranged conductor pattern. (Example 1)
- FIG. 3 is a perspective view showing a cut surface of a ceramic multilayer substrate. (Example 1)
- FIG. 4 is a graph of shrinkage rate. (Example 1)
- FIG. 5 is a cross-sectional view of a ceramic multilayer substrate.
- FIG. 6 is a plan view showing a boundary-arranged conductor pattern.
- Modification 2 is a plan view showing a boundary-arranged conductor pattern.
- FIG. 7 is a cross-sectional view showing a manufacturing process of the ceramic multilayer substrate. (Example 2)
- Example 1 A method for producing a ceramic multilayer substrate of Example 1 will be described with reference to FIGS.
- the unfired ceramic laminate 12a has an in-plane conductor pattern 14 that becomes an internal electrode, internal wiring, built-in element, etc. of a ceramic multilayer substrate between layers of a plurality of unfired ceramic green sheets 13 laminated. And a boundary-arranged conductor pattern 16 arranged along the boundary of the ceramic multilayer substrate. As shown in the plan view of FIG. 2 as viewed from the stacking direction of the ceramic green sheet 13, the boundary-arranged conductor pattern 16 is formed in the vertical direction along the boundary of the portion to be a ceramic multilayer substrate arranged in a lattice pattern. A portion 16a extending in the horizontal direction and a portion 16b extending in the lateral direction are arranged.
- the ceramic green sheet 13 is formed with a through conductor pattern 15 that penetrates the ceramic green sheet and is connected to the in-plane conductor pattern 14.
- the shrinkage behavior of the ceramic green sheet 13 and the shrinkage behavior of the in-plane conductor pattern 14 are matched so that no voids are generated between the ceramic layers by firing.
- Sintering behavior when the laminate 12a is fired Force Uses a material that is significantly different from the sintering behavior of the ceramic green sheet 13.
- the boundary-arranged thick film pattern is preferably a conductor pattern mainly composed of a conductor material such as Ag or Cu, but may be an insulating pattern mainly composed of an insulating material such as ceramic or glass. Good.
- FIG. 1 (b) is a diagram showing a state after the shrinkage suppression layer is removed.
- an Ag paste having a shrinkage ratio during heating and sintering larger than the shrinkage ratio of the ceramic liner sheet 13 is used for the boundary conductor pattern 16.
- the shrinkage force of the boundary disposed conductor pattern 16 is larger than the shrinkage amount of the surrounding ceramic green sheet, so that voids 18a and 18b are formed on the sides of the boundary disposed conductor pattern 16.
- the boundary arrangement conductor pattern 16 has a sintering start temperature of ceramic green sheet Ag paste lower than 13 sintering start temperature is used. In this case, since the boundary arrangement conductor pattern 16 starts to contract before the surrounding ceramic green sheet, voids 18a and 18b are formed on the sides of the boundary arrangement conductor pattern 16.
- the ceramic laminate 12b When the fired ceramic laminate 12b is bent, the ceramic laminate 12b can be divided by a cut surface passing through the gaps 18a and 18b. As shown schematically in FIG. Piece 1
- the concave gap dividing portion l ib into which 8b is divided and the substantially flat ceramic layer breaking portion 11a in which the ceramic layer is broken are exposed.
- the ceramic particles forming the ceramic layer only the intergranular fracture occurs in the void division part ib, and the intergranular fracture and intragranular fracture occur in the ceramic layer fracture part 11a.
- a groove may be formed along the boundary of the portion to be the ceramic multilayer substrate on one or both main surfaces of the unfired ceramic laminate 12a. Good.
- a ceramic green sheet containing a ceramic material is prepared.
- the ceramic green sheet is composed of Ca ⁇ (10 to 55%), Si ⁇ (45 to 70%), A
- the unsintered glass ceramic layer is preferably a ceramic green sheet formed by the above-described sheet forming method, but the unsintered thick film formed by the thick film printing method. It may be a printed layer.
- the ceramic powder can also be a magnetic material such as fluorite, or a dielectric material such as barium titanate.
- a ceramic green sheet it is fired at a temperature of 1050 ° C or lower. Low temperature sintering ceramic green sheets are preferred, so the glass powder mentioned above is soft at 750 ° C or lower. It has a conversion point.
- the in-plane conductor pattern 14 can be formed by, for example, a method of printing a paste of conductive material powder using a screen printing method or a gravure printing method, or a method of transferring a metal foil having a predetermined pattern shape. It is done.
- the conductor material is preferably a low-resistance and hardly-oxidizable material composed mainly of Ag.
- the main component Ag if the joint strength with ceramic is particularly required, A10 etc.
- the conductor paste can be prepared by adding a predetermined amount of an organic vehicle at a predetermined ratio to the above main component powder, stirring and kneading.
- the order of blending the main component powder, additive component powder, organic vehicle, etc. is not particularly limited.
- the organic vehicle is a mixture of a binder resin and a solvent.
- a binder resin for example, ethyl cellulose, acrylic resin, Venezuela butyral, methacrylic resin, or the like can be used.
- solvent for example, tervineol, dihydrotapineol, dihydrotapineol acetate, butyl carbitol, butyl carbitol acetate, alcohols and the like can be used.
- the viscosity of the conductor paste is preferably 50 to 700 Pa's in consideration of printability.
- the conductor pattern on the surface includes a portion where a through conductor pattern 15 such as a via hole conductor or a through hole conductor for connecting conductor patterns between upper and lower layers is exposed on the surface.
- the through conductor pattern 15 is formed by a means such as loading the paste into a through hole formed in the glass ceramic green sheet by a punch bonder or the like.
- the paste used for the boundary conductor pattern 16 is produced and printed in the same manner as the paste for the in-plane conductor pattern 14, but the Ag powder that is the main component powder of the paste used is a coarse powder or Maximum coarse particle size after making a conductor paste with extremely agglomerated powder It is desirable that the force be 3 ⁇ 4 ⁇ m or less.
- ceramic powder such as alumina that does not substantially sinter at the firing temperature of the unsintered glass ceramic layer is contained in an organic vehicle composed of an organic binder, an organic solvent, a plasticizer, and the like.
- a slurry is prepared by dispersing the slurry into a sheet, and the obtained slurry is formed into a sheet based on a doctor blade method, a casting method, or the like to produce a shrinkage-suppressing green sheet.
- the sintering temperature of the shrinkage suppressing green sheet is, for example, 1400 to 1600 ° C., and the sintering temperature of the unsintered glass ceramic layer (ceramic green sheet) does not substantially sinter.
- the shrinkage-suppressing green sheet may be constituted by a single sheet or a plurality of laminated sheets.
- the average particle size of the ceramic powder used in the shrinkage-suppressing green sheet is preferably 0.:! To 5. Ozm. If the average particle size of the ceramic powder is less than 0.1 lxm, it reacts violently during firing with the glass contained in the vicinity of the surface of the unsintered glass ceramic layer, and after firing, the glass ceramic layer and the green sheet for suppressing shrinkage The green sheet for suppressing shrinkage cannot be removed due to the close contact with each other, and due to the small particle size, the binder and other organic components in the sheet are not easily decomposed and scattered during firing, and delamination occurs in the substrate. On the other hand, if it exceeds 5. O / m, the suppression of firing shrinkage becomes small, and the substrate tends to shrink or swell in the X and Y directions more than necessary.
- the ceramic powder constituting the shrinkage-suppressing green sheet may be any ceramic powder that does not substantially sinter at the firing temperature of the unsintered glass ceramic layer, such as alumina, zirconia or magnesia. Ceramic powder can also be used. However, in order for a large amount of glass to be present in the surface layer region of the unsintered glass ceramic layer, the glass on the surface layer is suitably wetted against the green sheet for shrinkage suppression at the boundary between the surface layer and the shrinkage-suppressing liner sheet. Since it is necessary, it is preferable that the ceramic powder is the same as the ceramic powder constituting the green glass ceramic layer.
- the green ceramic laminate is formed by laminating the ceramic green sheets on which the in-plane conductor pattern, the through conductor pattern, and the boundary conductor pattern are formed, and one main surface of the unfired ceramic laminate, The other main surface is overlaid with a shrinkage-suppressing green sheet, and crimped under a pressure of 5 to 200 MPa, for example, using a hydrostatic press.
- a composite laminated body having green sheets for suppressing shrinkage on both main surfaces of the ceramic laminated body is produced.
- the thickness of the shrinkage-suppressing green sheet is preferably 25-500 ⁇ m. If the thickness of the green sheet for shrinkage suppression is less than 25 zm, the suppressive force on firing shrinkage becomes small, and the substrate may shrink or swell in the xy direction more than necessary. On the other hand, if it exceeds 500 zm, delamination tends to occur in the substrate where organic components such as binder in the sheet are difficult to decompose and scatter during firing.
- the composite laminate is fired in a known belt furnace or batch furnace at a firing temperature of a ceramic green sheet of the ceramic laminate, for example, 850 to 950 ° C to sinter the ceramic laminate.
- a firing temperature of a ceramic green sheet of the ceramic laminate for example, 850 to 950 ° C to sinter the ceramic laminate.
- the unfired ceramic laminate is greatly shrunk in the thickness direction, instead of being substantially shrunk in the plane direction, due to the restraining action of the green sheet for shrinkage suppression layer.
- the green sheet for shrinkage suppression is not substantially sintered in the composite laminate after firing, and the organic components contained before firing are scattered and become porous. Therefore, it can be easily removed by sand blasting, wet blasting, ultrasonic vibration, etc.
- a ceramic multilayer body obtained by removing the shrinkage-suppressing green sheet is divided along the boundary of the ceramic multilayer substrate to obtain a piece of the ceramic multilayer substrate.
- the ceramic laminate When the ceramic laminate is divided, the stress is concentrated in the vicinity of the gap formed along the boundary of the ceramic multilayer substrate, cracks progress, and the ceramic multilayer has a smooth cut surface as desired. A substrate is obtained. The cut surface may be further smoothed by a smoothing process such as barrel polishing.
- FIG. 4 is a graph showing TMA measurement results of the glass ceramic base material used for the ceramic green sheet and the Ag paste used for the boundary arrangement conductor pattern. There is a clear difference in the timing and rate of shrinkage depending on the Ag particle size.
- shrinkage curve of the glass ceramic matrix indicated by a solid line, Ag particle size is in the intermediate position relative to the Ag Bae one strike of 3 beta m and 6 beta m.
- the Ag paste with a particle size of 3 / im indicated by the chain line has a lower shrinkage starting temperature than the glass ceramic base material indicated by the solid line and has a higher shrinkage rate than the Ag paste with a particle size of 6 ⁇ m indicated by the broken line.
- the shrinkage behavior of the Ag paste changes regardless of the particle size of the contained Ag. For example, it varies depending on the content of Ag in the paste and the content of impurities other than Ag. Specifically, this corresponds to a paste having an Ag content of 85 wt% or less, or a paste containing 0.5 wt% or more of Al 2 O as an impurity, for example.
- the presence or size of voids on the side of the boundary arrangement conductor pattern can be controlled by the difference in shrinkage start temperature, shrinkage end temperature, and shrinkage rate between the boundary arrangement thick film pattern and the ceramic green sheet.
- shrinkage start temperature For example, Ag particle size, particle size distribution, shape (spherical, flat, etc.), specific surface area, additive particle size, particle size distribution, shape, specific surface area, material type, etc.
- the presence / absence of coating Ag surface state
- binder, solvent, etc. the presence / absence and size of the voids on the side of the boundary conductor pattern can be controlled.
- the ceramic laminate is divided by a cut surface passing through one of the gaps formed on the side portions on both sides of the boundary conductor pattern.
- one of the side portions 17p, 17q, 17r of the boundary-arranged conductor patterns 16p, 16q, 16r, 16s , 17s only force
- the positions and widths of the boundary-arranged conductor patterns 16p, 16q, 16r, 16s should be different so that the positions are aligned along the boundary between the ceramic multilayer substrates.
- the fired ceramic laminate can be seen from the side of the boundary conductor pattern 16p, 16q, 16r, 16s viewed from the stacking direction. It is possible to cut at a cut surface lys that passes through the gap 18 formed in one of the side portions 17p, 17q, 17r, 17s aligned on a straight line.
- boundary-arranged conductor pattern may be arranged on both sides with respect to the cut surface.
- boundary arrangement conductor pattern may overlap the in-plane conductor pattern.
- the boundary disposed conductor patterns 16s and 16t may be formed intermittently.
- the boundary arrangement conductor pattern may be formed only in one of the vertical direction and the horizontal direction.
- the collective substrate can be divided into strips.
- Example 2 As shown in the cross-sectional view of FIG. 7, the boundary-arranged conductor pattern may be formed so as to also serve as an in-plane conductor pattern that forms internal electrodes, wirings, built-in elements, and the like.
- the unfired ceramic laminate 50 includes an in-plane conductor pattern 54 (for example, an internal electrode of a capacitor) disposed between the layers of the ceramic green sheet 51.
- Each side portion 55 is formed so as to be aligned along the boundary of the ceramic multilayer substrate.
- the in-plane conductor pattern 54 is made of a material having a different firing shrinkage behavior from that of the ceramic green sheet 51 as in the first embodiment. Similar to Example 1, green sheets 20 and 22 for shrinkage suppression are brought into close contact with both surfaces of the unfired ceramic laminate 50.
- the ceramic green sheet 51 is sintered.
- the shrinkage-suppressing green sheets 20, 2 2 are sintered at a temperature that does not substantially sinter, as shown in FIG. 7 (b).
- a gap 56 is formed adjacent to the side portion 55 of the in-plane conductor pattern 54 arranged in alignment.
- the green sheets 20 and 22 for shrinkage suppression are removed, and the sintered ceramic laminate 52 (collected substrate) is taken out.
- the sintered ceramic laminate 52 (aggregate substrate) is bent to be divided into portions 52a and 52b having cut surfaces 58a and 58b passing through the gap 56 as shown in FIG. 7 (d).
- An external electrode may be provided so as to connect to the end face of the in-plane conductor pattern exposed on the side surface.
- an insulating protective film may be formed.
- voids in the ceramic multilayer substrate without forming grooves and cavities in the ceramic green sheet laminate before firing in advance and without further processing the dividing grooves in the fired ceramic laminate.
- a groove is formed on the front or back surface of the ceramic multilayer substrate adjacent to the edge of the boundary conductor pattern.
- the boundary-arranged conductor pattern can be formed on the ceramic green sheet as part of a process of forming a conductor pattern such as an internal electrode or a wiring pattern on the ceramic green sheet.
- a conductor pattern such as an internal electrode or a wiring pattern on the ceramic green sheet.
- the cut surface can be formed with high accuracy, and the ceramic with high dimensional accuracy can be accurately and easily.
- a multilayer substrate can be produced.
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Ceramic Engineering (AREA)
- Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Devices For Post-Treatments, Processing, Supply, Discharge, And Other Processes (AREA)
- Structure Of Printed Boards (AREA)
- Laminated Bodies (AREA)
Abstract
Description
Claims
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2007800008637A CN101341808B (zh) | 2006-05-29 | 2007-05-09 | 陶瓷多层基板的制造方法 |
AT07743047T ATE491327T1 (de) | 2006-05-29 | 2007-05-09 | Verfahren zur herstellung eines keramischen, mehrschichtsubstrats |
DE602007011058T DE602007011058D1 (de) | 2006-05-29 | 2007-05-09 | Verfahren zur herstellung eines keramischen, mehrschichtsubstrats |
EP07743047A EP2023701B1 (en) | 2006-05-29 | 2007-05-09 | Method for manufacturing ceramic multilayer substrate |
JP2007556188A JP4803185B2 (ja) | 2006-05-29 | 2007-05-09 | セラミック多層基板の製造方法及びセラミック多層基板の集合基板 |
US12/029,545 US8105453B2 (en) | 2006-05-29 | 2008-02-12 | Method for producing multilayer ceramic substrate |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006-148246 | 2006-05-29 | ||
JP2006148246 | 2006-05-29 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/029,545 Continuation US8105453B2 (en) | 2006-05-29 | 2008-02-12 | Method for producing multilayer ceramic substrate |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2007138826A1 true WO2007138826A1 (ja) | 2007-12-06 |
Family
ID=38778346
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2007/059612 WO2007138826A1 (ja) | 2006-05-29 | 2007-05-09 | セラミック多層基板の製造方法 |
Country Status (8)
Country | Link |
---|---|
US (1) | US8105453B2 (ja) |
EP (1) | EP2023701B1 (ja) |
JP (1) | JP4803185B2 (ja) |
KR (1) | KR100989342B1 (ja) |
CN (1) | CN101341808B (ja) |
AT (1) | ATE491327T1 (ja) |
DE (1) | DE602007011058D1 (ja) |
WO (1) | WO2007138826A1 (ja) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100038013A1 (en) * | 2008-02-19 | 2010-02-18 | Murata Manufacturing Co., Ltd. | Method for manufacturing multilayer ceramic electronic device |
JP2010245088A (ja) * | 2009-04-01 | 2010-10-28 | Murata Mfg Co Ltd | 積層型セラミック電子部品の製造方法 |
JP2012129367A (ja) * | 2010-12-15 | 2012-07-05 | Murata Mfg Co Ltd | コイル内蔵基板の製造方法 |
WO2013057867A1 (ja) * | 2011-10-21 | 2013-04-25 | パナソニック株式会社 | 半導体装置 |
JP2021111701A (ja) * | 2020-01-10 | 2021-08-02 | Tdk株式会社 | 電子部品及びその製造方法 |
Families Citing this family (20)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101347058B (zh) * | 2006-08-07 | 2010-09-22 | 株式会社村田制作所 | 陶瓷多层基板的制造方法 |
KR100887127B1 (ko) * | 2007-11-23 | 2009-03-04 | 삼성전기주식회사 | 적층 세라믹 기판의 제조방법 |
KR101018102B1 (ko) * | 2008-08-25 | 2011-02-25 | 삼성전기주식회사 | 다층 ltcc 기판 및 그 제조방법 |
DE102008046336A1 (de) * | 2008-09-09 | 2010-03-11 | Osram Gesellschaft mit beschränkter Haftung | LTCC-Schichtstapel |
WO2012092619A2 (en) | 2010-12-30 | 2012-07-05 | Saint-Gobain Abrasives, Inc. | Coated abrasive aggregates and products containg same |
JP5921074B2 (ja) * | 2011-03-17 | 2016-05-24 | 株式会社村田製作所 | 積層基板の製造方法 |
JP5945099B2 (ja) | 2011-04-20 | 2016-07-05 | 日本特殊陶業株式会社 | 配線基板、多数個取り配線基板、およびその製造方法 |
KR20140075718A (ko) | 2011-09-29 | 2014-06-19 | 생-고뱅 어브레이시브즈, 인코포레이티드 | 연마 제품 및 경질 표면 마무리 방법 |
JP4999029B1 (ja) * | 2011-11-11 | 2012-08-15 | 株式会社Maruwa | 裁断焼結セラミックシート及びその製造方法 |
JP5682548B2 (ja) * | 2011-12-14 | 2015-03-11 | 株式会社村田製作所 | 積層型インダクタ素子およびその製造方法 |
WO2013106575A1 (en) | 2012-01-10 | 2013-07-18 | Saint-Gobain Abrasives, Inc. | Abrasive products and methods for finishing coated surfaces |
RU2595788C2 (ru) | 2012-03-16 | 2016-08-27 | Сэнт-Гобэн Эбрейзивс, Инк. | Абразивные продукты и способы чистовой обработки поверхностей |
WO2013149197A1 (en) | 2012-03-30 | 2013-10-03 | Saint-Gobain Abrasives, Inc. | Abrasive products and methods for fine polishing of ophthalmic lenses |
TW201440983A (zh) * | 2013-04-24 | 2014-11-01 | Spirox Corp | 微型被動元件之製造方法 |
KR101490760B1 (ko) * | 2013-07-04 | 2015-02-11 | 에스케이씨 주식회사 | 재단 적층 시트 및 그 제조방법 |
KR20150121567A (ko) | 2014-04-21 | 2015-10-29 | 삼성전기주식회사 | 적층 세라믹 커패시터 및 그의 제조 방법 |
US9724897B2 (en) * | 2015-01-07 | 2017-08-08 | Emisense Technologies, Llc | Processing method for constraining lower melting point metals within ceramic laminates during sintering |
CN105098300A (zh) * | 2015-09-11 | 2015-11-25 | 禾邦电子(中国)有限公司 | 共模滤波器及其制造方法 |
JP6781258B2 (ja) * | 2016-07-21 | 2020-11-04 | 日本碍子株式会社 | センサ素子の製造方法 |
TWI775280B (zh) * | 2021-01-20 | 2022-08-21 | 力晶積成電子製造股份有限公司 | 電容集成結構、電容單元及其製造方法 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0438071U (ja) | 1990-07-27 | 1992-03-31 | ||
JPH0575262A (ja) | 1991-09-11 | 1993-03-26 | Matsushita Electric Ind Co Ltd | セラミツク多層配線基板の製造方法 |
JP2001332857A (ja) * | 2000-05-22 | 2001-11-30 | Kyocera Corp | 配線基板の製造方法 |
JP2002016359A (ja) * | 2000-06-27 | 2002-01-18 | Kyocera Corp | 配線基板の製造方法 |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4353957A (en) * | 1973-09-24 | 1982-10-12 | Tam Ceramics Inc. | Ceramic matrices for electronic devices and process for forming same |
JPS6252917A (ja) * | 1985-08-30 | 1987-03-07 | 株式会社村田製作所 | 単板コンデンサの製造方法 |
DE69315907T2 (de) * | 1992-07-27 | 1998-04-16 | Murata Manufacturing Co | Elektronisches Vielschichtbauteil, Verfahren zur dessen Herstellung und Verfahren zur Messung seiner Charakteristiken |
JPH0685460A (ja) * | 1992-09-07 | 1994-03-25 | Fujitsu Ltd | 多層セラミック基板の製造方法 |
JP3330104B2 (ja) * | 1999-07-29 | 2002-09-30 | 京セラ株式会社 | 多数個取りセラミック配線基板の製造方法 |
JP3785903B2 (ja) | 2000-07-21 | 2006-06-14 | 株式会社村田製作所 | 多層基板及びその製造方法 |
JP2002226259A (ja) * | 2000-11-29 | 2002-08-14 | Murata Mfg Co Ltd | セラミック電子部品の基体用組成物、セラミック電子部品および積層型セラミック電子部品の製造方法 |
JP2002270459A (ja) * | 2001-03-06 | 2002-09-20 | Taiyo Yuden Co Ltd | 積層セラミック電子部品の製造方法 |
JP2003017851A (ja) * | 2001-06-29 | 2003-01-17 | Murata Mfg Co Ltd | 多層セラミック基板の製造方法 |
JP2003246680A (ja) * | 2002-02-26 | 2003-09-02 | Murata Mfg Co Ltd | 多層セラミック基板の製造方法 |
EP1675446A4 (en) * | 2003-10-17 | 2009-12-02 | Hitachi Metals Ltd | MULTILAYER CERAMIC SUBSTRATE, METHOD OF MANUFACTURING SAME, AND ELECTRONIC DEVICE USING SUCH A SUBSTRATE |
JP4470158B2 (ja) * | 2003-10-24 | 2010-06-02 | 日立金属株式会社 | 多層セラミック基板の製造方法および多層セラミック基板 |
JP3908715B2 (ja) * | 2003-10-24 | 2007-04-25 | Tdk株式会社 | 積層セラミックコンデンサ |
JP4291187B2 (ja) * | 2004-03-24 | 2009-07-08 | Tdk株式会社 | 外部電極内蔵層の形成方法およびそれを使用する積層型電子部品の製造方法 |
JP2005229135A (ja) * | 2005-04-22 | 2005-08-25 | Ngk Spark Plug Co Ltd | セラミック製配線基板及びその製造方法 |
JP2006245592A (ja) * | 2006-03-20 | 2006-09-14 | Kyocera Corp | 配線基板 |
CN101347058B (zh) * | 2006-08-07 | 2010-09-22 | 株式会社村田制作所 | 陶瓷多层基板的制造方法 |
-
2007
- 2007-05-09 DE DE602007011058T patent/DE602007011058D1/de active Active
- 2007-05-09 KR KR1020087004099A patent/KR100989342B1/ko active IP Right Grant
- 2007-05-09 JP JP2007556188A patent/JP4803185B2/ja not_active Expired - Fee Related
- 2007-05-09 AT AT07743047T patent/ATE491327T1/de not_active IP Right Cessation
- 2007-05-09 EP EP07743047A patent/EP2023701B1/en not_active Not-in-force
- 2007-05-09 WO PCT/JP2007/059612 patent/WO2007138826A1/ja active Application Filing
- 2007-05-09 CN CN2007800008637A patent/CN101341808B/zh not_active Expired - Fee Related
-
2008
- 2008-02-12 US US12/029,545 patent/US8105453B2/en not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0438071U (ja) | 1990-07-27 | 1992-03-31 | ||
JPH0575262A (ja) | 1991-09-11 | 1993-03-26 | Matsushita Electric Ind Co Ltd | セラミツク多層配線基板の製造方法 |
JP2001332857A (ja) * | 2000-05-22 | 2001-11-30 | Kyocera Corp | 配線基板の製造方法 |
JP2002016359A (ja) * | 2000-06-27 | 2002-01-18 | Kyocera Corp | 配線基板の製造方法 |
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20100038013A1 (en) * | 2008-02-19 | 2010-02-18 | Murata Manufacturing Co., Ltd. | Method for manufacturing multilayer ceramic electronic device |
JP2010245088A (ja) * | 2009-04-01 | 2010-10-28 | Murata Mfg Co Ltd | 積層型セラミック電子部品の製造方法 |
JP2012129367A (ja) * | 2010-12-15 | 2012-07-05 | Murata Mfg Co Ltd | コイル内蔵基板の製造方法 |
WO2013057867A1 (ja) * | 2011-10-21 | 2013-04-25 | パナソニック株式会社 | 半導体装置 |
US9117770B2 (en) | 2011-10-21 | 2015-08-25 | Panasonic Corporation | Semiconductor device |
JP2021111701A (ja) * | 2020-01-10 | 2021-08-02 | Tdk株式会社 | 電子部品及びその製造方法 |
JP7180619B2 (ja) | 2020-01-10 | 2022-11-30 | Tdk株式会社 | 電子部品及びその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
JP4803185B2 (ja) | 2011-10-26 |
KR20080033996A (ko) | 2008-04-17 |
CN101341808A (zh) | 2009-01-07 |
CN101341808B (zh) | 2010-06-23 |
EP2023701B1 (en) | 2010-12-08 |
EP2023701A1 (en) | 2009-02-11 |
DE602007011058D1 (de) | 2011-01-20 |
JPWO2007138826A1 (ja) | 2009-10-01 |
EP2023701A4 (en) | 2009-05-20 |
ATE491327T1 (de) | 2010-12-15 |
US20080135155A1 (en) | 2008-06-12 |
KR100989342B1 (ko) | 2010-10-25 |
US8105453B2 (en) | 2012-01-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2007138826A1 (ja) | セラミック多層基板の製造方法 | |
JP5090185B2 (ja) | セラミック多層基板の製造方法 | |
JP3716832B2 (ja) | セラミック多層基板の製造方法および未焼成の複合積層体 | |
JP6402829B2 (ja) | 多層セラミック基板および多層セラミック基板の製造方法 | |
WO2006040941A1 (ja) | 積層セラミック部品とその製造方法 | |
KR20090127440A (ko) | 적층형 세라믹 전자부품의 제조방법 | |
JP4110536B2 (ja) | 多層セラミック集合基板および多層セラミック集合基板の製造方法 | |
JP4888564B2 (ja) | キャビティ付きセラミック多層基板の製造方法 | |
JP3173412B2 (ja) | ガラスセラミックス基板の製造方法 | |
WO2009151006A1 (ja) | セラミック成形体の製造方法 | |
JP2007221115A (ja) | 導体ペースト及び多層セラミック基板の製造方法 | |
JP3912153B2 (ja) | セラミック多層基板の製造方法 | |
JP3872282B2 (ja) | ガラスセラミック基板の製造方法 | |
JP4550243B2 (ja) | ガラスセラミック基板の製造方法 | |
JP2000026167A (ja) | 厚膜多層基板の製造方法 | |
JP2004253429A (ja) | セラミック多層基板の製造方法 | |
JPH09249460A (ja) | セラミック多層基板の製造方法 | |
JP2010034270A (ja) | 多層配線基板の製造方法 | |
JP2005005408A (ja) | 積層セラミック複合部品の製造方法 | |
JP2002134915A (ja) | 厚膜多層基板、その製造方法、及びその厚膜多層基板を用いた電子回路基板 | |
JP2002134914A (ja) | 低温焼成セラミック回路基板の製造方法 | |
JP2005050924A (ja) | ガラスセラミック配線基板の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200780000863.7 Country of ref document: CN |
|
ENP | Entry into the national phase |
Ref document number: 2007556188 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2007743047 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020087004099 Country of ref document: KR |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 07743047 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |