KR850004688A - 연상(蓮想) 메모리 장치 - Google Patents

연상(蓮想) 메모리 장치 Download PDF

Info

Publication number
KR850004688A
KR850004688A KR1019840008078A KR840008078A KR850004688A KR 850004688 A KR850004688 A KR 850004688A KR 1019840008078 A KR1019840008078 A KR 1019840008078A KR 840008078 A KR840008078 A KR 840008078A KR 850004688 A KR850004688 A KR 850004688A
Authority
KR
South Korea
Prior art keywords
associative memory
line
memory array
word
associative
Prior art date
Application number
KR1019840008078A
Other languages
English (en)
Other versions
KR930008493B1 (ko
Inventor
구니오 나가야마 (외 1)
Original Assignee
미쓰다 가쓰시게
가부시기가이샤 히다찌세이사꾸쇼
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Family has litigation
First worldwide family litigation filed litigation Critical https://patents.darts-ip.com/?family=17082944&utm_source=google_patent&utm_medium=platform_link&utm_campaign=public_patent_search&patent=KR850004688(A) "Global patent litigation dataset” by Darts-ip is licensed under a Creative Commons Attribution 4.0 International License.
Application filed by 미쓰다 가쓰시게, 가부시기가이샤 히다찌세이사꾸쇼 filed Critical 미쓰다 가쓰시게
Publication of KR850004688A publication Critical patent/KR850004688A/ko
Priority to KR1019930005878A priority Critical patent/KR930006718B1/ko
Application granted granted Critical
Publication of KR930008493B1 publication Critical patent/KR930008493B1/ko

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
    • G11C15/04—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements

Abstract

내용 없음

Description

연상(連想) 메모리 장치
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음
제2도는 본 발명의 실시예를 표시한 전체의 구성도.
제3도는 CAM셀의 회로도.
제4도는 RAM셀의 회로도.

Claims (4)

  1. 연상 메모리 어레이와, 랜덤 액세스 메모리 어레이와, 해당 연상 메모리 어레이의 워드 일치선과, 워드 선택선의 어느 한쪽을 선택하고, 해당 랜덤 액세스 메모리 어레이의 워드선택선에 접속하는 수단을 가진 연상메모리 장치.
  2. 특허 청구 범위 제1항에 있어서, 해당 연상 메모리어레이는 각각 해당 연상 메모리 어레이의 데이터션 상의 데이터를 해당 워드 선택선에 의하여 선택되어 기억하는 부분과 해당 데이터선의 데이터와 기억부분의 기억 정보를 비교하고, 비교 결과에 따라 워드 일치선의 전위 레벨을 변화 시키는 부분으로 되는 다수의 셀을 포함하는 연상 메모리 장치.
  3. 특허 청구 범위 제2항에 있어서, 해당 기억 부분은 플립 플롭인 연상 메모리 장치.
  4. 특허 청구 범위 제1항에 있어서, 해당 연상 메모리 어레이의 데이터선의 본선과, 해당 랜덤 액세스 메모리 어레이의 데이터선의 본선과는 상위한 연상 메모리 장치.
    ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.
KR1019840008078A 1983-12-23 1984-12-18 연상 메모리 장치 KR930008493B1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930005878A KR930006718B1 (ko) 1983-12-23 1993-04-08 연상 메모리 장치

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP58-242012 1983-12-23
JP58242012A JPS60136097A (ja) 1983-12-23 1983-12-23 連想メモリ装置
JP83-242012 1983-12-23

Publications (2)

Publication Number Publication Date
KR850004688A true KR850004688A (ko) 1985-07-25
KR930008493B1 KR930008493B1 (ko) 1993-09-07

Family

ID=17082944

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019840008078A KR930008493B1 (ko) 1983-12-23 1984-12-18 연상 메모리 장치

Country Status (3)

Country Link
US (1) US4646271A (ko)
JP (1) JPS60136097A (ko)
KR (1) KR930008493B1 (ko)

Families Citing this family (80)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0183885B1 (en) * 1984-11-30 1989-04-05 International Business Machines Corporation Memory using conventional cells to perform a ram or an associative memory function
US4972338A (en) * 1985-06-13 1990-11-20 Intel Corporation Memory management for microprocessor system
US5173872A (en) * 1985-06-13 1992-12-22 Intel Corporation Content addressable memory for microprocessor system
JPS6221357A (ja) * 1985-07-22 1987-01-29 Toshiba Corp メモリシステム
US4831585A (en) * 1985-11-27 1989-05-16 Massachusetts Institute Of Technology Four transistor cross-coupled bitline content addressable memory
US4758982A (en) * 1986-01-08 1988-07-19 Advanced Micro Devices, Inc. Quasi content addressable memory
JPS62165793A (ja) * 1986-01-17 1987-07-22 Toshiba Corp 連想メモリ
JPS62165794A (ja) * 1986-01-17 1987-07-22 Toshiba Corp 連想記憶用メモリセル
US4858180A (en) * 1986-02-28 1989-08-15 Data General Corporation Content addressable memory and self-blocking driver
JPS63281299A (ja) * 1987-05-13 1988-11-17 Hitachi Ltd 連想メモリ装置
JP2635065B2 (ja) * 1987-12-18 1997-07-30 株式会社日立製作所 半導体記憶回路
US5341483A (en) * 1987-12-22 1994-08-23 Kendall Square Research Corporation Dynamic hierarchial associative memory
US5055999A (en) * 1987-12-22 1991-10-08 Kendall Square Research Corporation Multiprocessor digital data processing system
US5761413A (en) * 1987-12-22 1998-06-02 Sun Microsystems, Inc. Fault containment system for multiprocessor with shared memory
US5226039A (en) * 1987-12-22 1993-07-06 Kendall Square Research Corporation Packet routing switch
US5822578A (en) * 1987-12-22 1998-10-13 Sun Microsystems, Inc. System for inserting instructions into processor instruction stream in order to perform interrupt processing
US5251308A (en) * 1987-12-22 1993-10-05 Kendall Square Research Corporation Shared memory multiprocessor with data hiding and post-store
JPH01196792A (ja) * 1988-01-29 1989-08-08 Mitsubishi Electric Corp 半導体記憶装置
JPH0786847B2 (ja) * 1988-08-09 1995-09-20 松下電器産業株式会社 キャッシュメモリ
JP2575061B2 (ja) * 1989-09-27 1997-01-22 三菱電機株式会社 半導体記憶装置
US5153595A (en) * 1990-03-26 1992-10-06 Geophysical Survey Systems, Inc. Range information from signal distortions
US5130947A (en) * 1990-10-22 1992-07-14 Motorola, Inc. Memory system for reliably writing addresses with reduced power consumption
US5287304A (en) * 1990-12-31 1994-02-15 Texas Instruments Incorporated Memory cell circuit and array
CA2078310A1 (en) * 1991-09-20 1993-03-21 Mark A. Kaufman Digital processor with distributed memory system
CA2078312A1 (en) 1991-09-20 1993-03-21 Mark A. Kaufman Digital data processor with improved paging
US5327372A (en) * 1992-01-17 1994-07-05 Matsushita Electric Industrial Co., Ltd. Semiconductor memory device
US5319590A (en) * 1992-12-04 1994-06-07 Hal Computer Systems, Inc. Apparatus for storing "Don't Care" in a content addressable memory cell
GB9303084D0 (en) * 1993-02-16 1993-03-31 Inmos Ltd Programmable logic circuit
US5299147A (en) * 1993-02-22 1994-03-29 Intergraph Corporation Decoder scheme for fully associative translation-lookaside buffer
JP3319105B2 (ja) * 1993-12-15 2002-08-26 富士通株式会社 同期型メモリ
US5396449A (en) * 1993-12-21 1995-03-07 International Business Machines Corporation Fast content addressable memory with reduced power consumption
US5513134A (en) * 1995-02-21 1996-04-30 Gte Laboratories Incorporated ATM shared memory switch with content addressing
US5563833A (en) * 1995-03-03 1996-10-08 International Business Machines Corporation Using one memory to supply addresses to an associated memory during testing
US5924125A (en) * 1995-08-01 1999-07-13 Arya; Siamak Method and apparatus for parallel access to consecutive TLB entries
US6424011B1 (en) 1997-04-14 2002-07-23 International Business Machines Corporation Mixed memory integration with NVRAM, dram and sram cell structures on same substrate
US5880991A (en) * 1997-04-14 1999-03-09 International Business Machines Corporation Structure for low cost mixed memory integration, new NVRAM structure, and process for forming the mixed memory and NVRAM structure
US5940852A (en) * 1997-05-01 1999-08-17 Altera Corporation Memory cells configurable as CAM or RAM in programmable logic devices
TW353234B (en) * 1997-05-13 1999-02-21 United Integrated Circuits Corp Decoding method of silicon controlled rectifiers (SCR) structure ROM array
US6263400B1 (en) * 1997-08-21 2001-07-17 Altera Corporation Memory cells configurable as CAM or RAM in programmable logic devices
US6148364A (en) * 1997-12-30 2000-11-14 Netlogic Microsystems, Inc. Method and apparatus for cascading content addressable memory devices
US6199140B1 (en) * 1997-10-30 2001-03-06 Netlogic Microsystems, Inc. Multiport content addressable memory device and timing signals
JP3732637B2 (ja) * 1997-12-26 2006-01-05 株式会社ルネサステクノロジ 記憶装置、記憶装置のアクセス方法及び半導体装置
US6147890A (en) * 1997-12-30 2000-11-14 Kawasaki Steel Corporation FPGA with embedded content-addressable memory
US6240485B1 (en) 1998-05-11 2001-05-29 Netlogic Microsystems, Inc. Method and apparatus for implementing a learn instruction in a depth cascaded content addressable memory system
US6219748B1 (en) 1998-05-11 2001-04-17 Netlogic Microsystems, Inc. Method and apparatus for implementing a learn instruction in a content addressable memory device
US6381673B1 (en) 1998-07-06 2002-04-30 Netlogic Microsystems, Inc. Method and apparatus for performing a read next highest priority match instruction in a content addressable memory device
US6128207A (en) * 1998-11-02 2000-10-03 Integrated Device Technology, Inc. Low-power content addressable memory cell
US6539455B1 (en) 1999-02-23 2003-03-25 Netlogic Microsystems, Inc. Method and apparatus for determining an exact match in a ternary content addressable memory device
US6892272B1 (en) 1999-02-23 2005-05-10 Netlogic Microsystems, Inc. Method and apparatus for determining a longest prefix match in a content addressable memory device
US6460112B1 (en) 1999-02-23 2002-10-01 Netlogic Microsystems, Llc Method and apparatus for determining a longest prefix match in a content addressable memory device
US6499081B1 (en) 1999-02-23 2002-12-24 Netlogic Microsystems, Inc. Method and apparatus for determining a longest prefix match in a segmented content addressable memory device
US6574702B2 (en) 1999-02-23 2003-06-03 Netlogic Microsystems, Inc. Method and apparatus for determining an exact match in a content addressable memory device
US6452856B1 (en) 1999-02-26 2002-09-17 Micron Technology, Inc. DRAM technology compatible processor/memory chips
US6137707A (en) * 1999-03-26 2000-10-24 Netlogic Microsystems Method and apparatus for simultaneously performing a plurality of compare operations in content addressable memory device
US6101116A (en) * 1999-06-30 2000-08-08 Integrated Device Technology, Inc. Six transistor content addressable memory cell
US6392910B1 (en) 1999-09-10 2002-05-21 Sibercore Technologies, Inc. Priority encoder with multiple match function for content addressable memories and methods for implementing the same
US6275406B1 (en) 1999-09-10 2001-08-14 Sibercore Technologies, Inc. Content address memory circuit with redundant array and method for implementing the same
US6339539B1 (en) 1999-09-10 2002-01-15 Sibercore Technologies, Inc. Content addressable memory having read/write capabilities that do not interrupt continuous search cycles
US6553453B1 (en) 1999-09-10 2003-04-22 Sibercore Technologies, Inc. Variable width content addressable memory device for searching variable width data
US6362990B1 (en) 1999-09-10 2002-03-26 Sibercore Technologies Three port content addressable memory device and methods for implementing the same
US6944709B2 (en) * 1999-09-23 2005-09-13 Netlogic Microsystems, Inc. Content addressable memory with block-programmable mask write mode, word width and priority
US7272027B2 (en) * 1999-09-23 2007-09-18 Netlogic Microsystems, Inc. Priority circuit for content addressable memory
US7487200B1 (en) 1999-09-23 2009-02-03 Netlogic Microsystems, Inc. Method and apparatus for performing priority encoding in a segmented classification system
US7143231B1 (en) 1999-09-23 2006-11-28 Netlogic Microsystems, Inc. Method and apparatus for performing packet classification for policy-based packet routing
US7110407B1 (en) 1999-09-23 2006-09-19 Netlogic Microsystems, Inc. Method and apparatus for performing priority encoding in a segmented classification system using enable signals
US6567340B1 (en) 1999-09-23 2003-05-20 Netlogic Microsystems, Inc. Memory storage cell based array of counters
US6934795B2 (en) * 1999-09-23 2005-08-23 Netlogic Microsystems, Inc. Content addressable memory with programmable word width and programmable priority
US6259126B1 (en) 1999-11-23 2001-07-10 International Business Machines Corporation Low cost mixed memory integration with FERAM
US7301961B1 (en) 2001-12-27 2007-11-27 Cypress Semiconductor Corportion Method and apparatus for configuring signal lines according to idle codes
KR100435804B1 (ko) * 2002-06-28 2004-06-10 삼성전자주식회사 터너리 내용 주소화 메모리 장치
US7112831B2 (en) * 2003-05-06 2006-09-26 Samsung Electronics Co., Ltd. Ternary content addressable memory cell
JP2005197345A (ja) * 2004-01-05 2005-07-21 Hitachi Ltd 半導体装置
US7467256B2 (en) * 2004-12-28 2008-12-16 Intel Corporation Processor having content addressable memory for block-based queue structures
US7324362B1 (en) 2005-03-01 2008-01-29 Netlogic Microsystems Inc. Content addressable memory cell configurable between multiple modes and method therefor
US7298635B1 (en) 2005-03-15 2007-11-20 Netlogic Microsystems, Inc. Content addressable memory (CAM) cell with single ended write multiplexing
US7450409B1 (en) 2005-03-21 2008-11-11 Netlogic Microsystems, Inc. Content addressable memory (CAM) cell having column-wise conditional data pre-write
US7570503B1 (en) 2005-05-20 2009-08-04 Netlogic Microsystems, Inc. Ternary content addressable memory (TCAM) cells with low signal line numbers
US7417882B1 (en) 2005-09-21 2008-08-26 Netlogics Microsystems, Inc. Content addressable memory device
US7911818B2 (en) * 2009-03-16 2011-03-22 Netlogic Microsystems, Inc. Content addressable memory having bidirectional lines that support passing read/write data and search data
JP2013030254A (ja) * 2011-07-29 2013-02-07 Toshiba Corp 半導体記憶装置、情報処理装置

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3402398A (en) * 1964-08-31 1968-09-17 Bunker Ramo Plural content addressed memories with a common sensing circuit
US4045785A (en) * 1975-11-05 1977-08-30 American Microsystems, Inc. Sense amplifier for static memory device
JPS538466A (en) * 1976-07-13 1978-01-25 Ogura Clutch Co Ltd Electrical hydraulic clutch
JPS53136447A (en) * 1977-05-02 1978-11-29 Nippon Telegr & Teleph Corp <Ntt> Associative memory
JPS5548386A (en) * 1979-06-18 1980-04-07 Seikenkai Novel mocroorganism and fecal matter deodorant
JPS56127990A (en) * 1980-03-07 1981-10-07 Chiyou Lsi Gijutsu Kenkyu Kumiai Level control circuit
DE3138973A1 (de) * 1981-09-30 1983-04-21 Siemens AG, 1000 Berlin und 8000 München Vlsi-gerechter onchip mikroprozessorcachespeicher und verfahren zu seinem betrieb
JPS59146493A (ja) * 1983-02-10 1984-08-22 Matsushita Electric Ind Co Ltd 連想記憶装置
US4532606A (en) * 1983-07-14 1985-07-30 Burroughs Corporation Content addressable memory cell with shift capability

Also Published As

Publication number Publication date
JPS60136097A (ja) 1985-07-19
KR930008493B1 (ko) 1993-09-07
US4646271A (en) 1987-02-24
US4646271B1 (ko) 1993-08-03

Similar Documents

Publication Publication Date Title
KR850004688A (ko) 연상(蓮想) 메모리 장치
KR890002886A (ko) 반도체 기억장치
KR900002330A (ko) 스태틱 랜덤 액세스 메모리장치
KR920013446A (ko) 블럭라이트 기능을 구비하는 반도체기억장치
KR880002077A (ko) 고속 고밀도 다이내믹 어드레스 번역기
KR910003500A (ko) 다중 방향 세트 어소시에티브 캐시 메모리로부터 다중 워드의 고속억세스
KR920006997A (ko) 용장회로(冗長回路)
ES398243A1 (es) Un dispositivo de almacenaje de datos binarios y, mas en particular, un dispositivo de esta clase jerarquico e inte- gral.
KR900005451A (ko) 반도체메모리장치
KR860003603A (ko) 반도체 메모리
KR880010421A (ko) 오픈 비트선 구조를 가지는 다이나믹형 랜덤 억세스 메모리
KR870009384A (ko) 반도체 기억 장치
KR940006023A (ko) 내용주소화기억장치 및 그 일치워드(incidence word)의 불능화방법
KR930005015A (ko) 반도체 기억장치
KR930005020A (ko) 망사 구조의 전원선을 가지는 반도체 메모리 장치
KR880009376A (ko) 반도체 기억장치
KR870008320A (ko) 상이형 메모리셀로 구성되는 반도체 메모리장치
KR920010622A (ko) 반도체집적회로장치
KR930011242A (ko) 스태틱형 메모리
KR940004652A (ko) 반도체 판독전용 메모리
KR880004376A (ko) 반도체 기억장치
KR910008730A (ko) 반도체 기억장치
KR910014945A (ko) 반도체기억장치
KR890004333A (ko) 반도체 메모리 장치
GB1116844A (en) Capacitive memory

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20040830

Year of fee payment: 12

EXPY Expiration of term