KR20150087315A - 구성 정보를 저장하기 위해 예비 섹터를 지닌 메모리 셀 어레이 - Google Patents
구성 정보를 저장하기 위해 예비 섹터를 지닌 메모리 셀 어레이 Download PDFInfo
- Publication number
- KR20150087315A KR20150087315A KR1020157015991A KR20157015991A KR20150087315A KR 20150087315 A KR20150087315 A KR 20150087315A KR 1020157015991 A KR1020157015991 A KR 1020157015991A KR 20157015991 A KR20157015991 A KR 20157015991A KR 20150087315 A KR20150087315 A KR 20150087315A
- Authority
- KR
- South Korea
- Prior art keywords
- cell array
- word line
- volatile
- configuration information
- memory cell
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 238000000034 method Methods 0.000 claims description 56
- 238000009966 trimming Methods 0.000 claims description 25
- 238000004519 manufacturing process Methods 0.000 claims description 14
- 238000012546 transfer Methods 0.000 claims description 14
- 238000013507 mapping Methods 0.000 claims description 11
- 239000004065 semiconductor Substances 0.000 claims description 8
- 238000012360 testing method Methods 0.000 claims description 6
- 238000003491 array Methods 0.000 description 19
- 230000006870 function Effects 0.000 description 16
- 230000008439 repair process Effects 0.000 description 15
- 230000008569 process Effects 0.000 description 10
- 238000010586 diagram Methods 0.000 description 7
- 230000005055 memory storage Effects 0.000 description 5
- 238000012545 processing Methods 0.000 description 3
- 238000004891 communication Methods 0.000 description 2
- 230000002950 deficient Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 239000000758 substrate Substances 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 239000006185 dispersion Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/20—Memory cell initialisation circuits, e.g. when powering up or down, memory clear, latent image memory
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/20—Initialising; Data preset; Chip identification
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C29/44—Indication or identification of errors, e.g. for repair
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/785—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes
- G11C29/789—Masking faults in memories by using spares or by reconfiguring using programmable devices with redundancy programming schemes using non-volatile cells or latches
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
- G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
- G11C2029/4402—Internal storage of test result, quality data, chip identification, repair information
Landscapes
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Read Only Memory (AREA)
- Static Random-Access Memory (AREA)
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13/680,361 US8913450B2 (en) | 2012-11-19 | 2012-11-19 | Memory cell array with reserved sector for storing configuration information |
| US13/680,361 | 2012-11-19 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| KR20150087315A true KR20150087315A (ko) | 2015-07-29 |
Family
ID=49759554
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020157015991A Withdrawn KR20150087315A (ko) | 2012-11-19 | 2013-11-19 | 구성 정보를 저장하기 위해 예비 섹터를 지닌 메모리 셀 어레이 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US8913450B2 (enExample) |
| EP (1) | EP2920788A2 (enExample) |
| JP (1) | JP2016512646A (enExample) |
| KR (1) | KR20150087315A (enExample) |
| CN (1) | CN104798136A (enExample) |
| WO (1) | WO2014078864A2 (enExample) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9262259B2 (en) * | 2013-01-14 | 2016-02-16 | Qualcomm Incorporated | One-time programmable integrated circuit security |
| US9799412B2 (en) * | 2014-09-30 | 2017-10-24 | Sony Semiconductor Solutions Corporation | Memory having a plurality of memory cells and a plurality of word lines |
| US9842662B2 (en) * | 2015-02-16 | 2017-12-12 | Texas Instruments Incorporated | Screening for data retention loss in ferroelectric memories |
| US9401226B1 (en) * | 2015-09-14 | 2016-07-26 | Qualcomm Incorporated | MRAM initialization devices and methods |
| US9911510B1 (en) * | 2016-10-07 | 2018-03-06 | Arm Limited | Redundancy schemes for memory cell repair |
| CN107506253B (zh) * | 2017-08-11 | 2021-05-18 | 北京东土科技股份有限公司 | 一种操作系统异常信息保存方法及装置 |
| US10643672B2 (en) * | 2018-03-23 | 2020-05-05 | Micron Technology, Inc. | Memory with non-volatile configurations for efficient power management and operation of the same |
| US11327860B2 (en) * | 2020-02-11 | 2022-05-10 | Taiwan Semiconductor Manufacturing Company, Ltd. | Memory device and methods for programming and reading memory device |
| KR20220094990A (ko) * | 2020-12-29 | 2022-07-06 | 삼성전자주식회사 | 불량 워드라인의 리페어를 위한 메모리 장치, 메모리 컨트롤러 및 이를 포함하는 스토리지 장치 |
| CN115295053B (zh) * | 2022-09-30 | 2023-01-10 | 芯天下技术股份有限公司 | 配置信息存储电路、易失性配置方法、装置及闪速存储器 |
Family Cites Families (24)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3828222B2 (ja) * | 1996-02-08 | 2006-10-04 | 株式会社日立製作所 | 半導体記憶装置 |
| US6462985B2 (en) * | 1999-12-10 | 2002-10-08 | Kabushiki Kaisha Toshiba | Non-volatile semiconductor memory for storing initially-setting data |
| JP2001176290A (ja) * | 1999-12-10 | 2001-06-29 | Toshiba Corp | 不揮発性半導体記憶装置 |
| US6614703B2 (en) | 2000-01-13 | 2003-09-02 | Texas Instruments Incorporated | Method and system for configuring integrated systems on a chip |
| JP2002150789A (ja) * | 2000-11-09 | 2002-05-24 | Hitachi Ltd | 不揮発性半導体記憶装置 |
| CN1717662B (zh) | 2002-11-28 | 2010-04-28 | 株式会社瑞萨科技 | 存储器模块、存储器系统和信息仪器 |
| JP4136646B2 (ja) * | 2002-12-20 | 2008-08-20 | スパンション エルエルシー | 半導体記憶装置及びその制御方法 |
| US7181650B2 (en) * | 2003-06-02 | 2007-02-20 | Atmel Corporation | Fault tolerant data storage circuit |
| US7177977B2 (en) * | 2004-03-19 | 2007-02-13 | Sandisk Corporation | Operating non-volatile memory without read disturb limitations |
| JP2005327337A (ja) * | 2004-05-12 | 2005-11-24 | Matsushita Electric Ind Co Ltd | 半導体記憶装置 |
| DE102004047813A1 (de) | 2004-09-29 | 2006-03-30 | Infineon Technologies Ag | Halbleiterbaustein mit einer Umlenkschaltung |
| CN101091222A (zh) * | 2004-10-26 | 2007-12-19 | 斯班逊有限公司 | 非易失性存储装置 |
| JP5016841B2 (ja) | 2006-04-26 | 2012-09-05 | 株式会社東芝 | 不揮発性半導体記憶装置 |
| KR100898673B1 (ko) * | 2007-08-08 | 2009-05-22 | 주식회사 하이닉스반도체 | 플래시 메모리 소자 및 그 동작 방법 |
| US7694196B2 (en) | 2007-11-20 | 2010-04-06 | Qimonda North America Corp. | Self-diagnostic scheme for detecting errors |
| US8015438B2 (en) | 2007-11-29 | 2011-09-06 | Qimonda Ag | Memory circuit |
| US20090235040A1 (en) | 2008-03-14 | 2009-09-17 | Chilumula Ajaya K | Programmble memory appratus, systems, and methods |
| US7768847B2 (en) | 2008-04-09 | 2010-08-03 | Rambus Inc. | Programmable memory repair scheme |
| JP2010171210A (ja) * | 2009-01-23 | 2010-08-05 | Seiko Epson Corp | 不揮発性記憶装置、集積回路装置及び電子機器 |
| JP2010176746A (ja) * | 2009-01-29 | 2010-08-12 | Seiko Epson Corp | 不揮発性記憶装置、集積回路装置及び電子機器 |
| JP2010182389A (ja) * | 2009-02-09 | 2010-08-19 | Seiko Epson Corp | 不揮発性記憶装置、集積回路装置及び電子機器 |
| JP5337121B2 (ja) | 2009-09-17 | 2013-11-06 | 株式会社東芝 | 不揮発性半導体記憶装置 |
| KR101083681B1 (ko) | 2010-07-02 | 2011-11-16 | 주식회사 하이닉스반도체 | 비휘발성 메모리 장치 |
| US20120173921A1 (en) | 2011-01-05 | 2012-07-05 | Advanced Micro Devices, Inc. | Redundancy memory storage system and a method for controlling a redundancy memory storage system |
-
2012
- 2012-11-19 US US13/680,361 patent/US8913450B2/en not_active Expired - Fee Related
-
2013
- 2013-11-19 EP EP13803341.0A patent/EP2920788A2/en not_active Ceased
- 2013-11-19 JP JP2015543123A patent/JP2016512646A/ja not_active Ceased
- 2013-11-19 WO PCT/US2013/070817 patent/WO2014078864A2/en not_active Ceased
- 2013-11-19 CN CN201380059868.2A patent/CN104798136A/zh active Pending
- 2013-11-19 KR KR1020157015991A patent/KR20150087315A/ko not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| EP2920788A2 (en) | 2015-09-23 |
| JP2016512646A (ja) | 2016-04-28 |
| CN104798136A (zh) | 2015-07-22 |
| WO2014078864A3 (en) | 2014-10-16 |
| WO2014078864A2 (en) | 2014-05-22 |
| US20140140162A1 (en) | 2014-05-22 |
| US8913450B2 (en) | 2014-12-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR20150087315A (ko) | 구성 정보를 저장하기 위해 예비 섹터를 지닌 메모리 셀 어레이 | |
| KR102461038B1 (ko) | 메모리 디바이스들의 소프트 포스트 패키지 리페어 | |
| CN102237146B (zh) | 半导体存储装置的修复电路和修复方法 | |
| US20130212207A1 (en) | Architecture and method for remote memory system diagnostic and optimization | |
| US20180174665A1 (en) | Method to dynamically inject errors in a repairable memory on silicon and a method to validate built-in-self-repair logic | |
| US10672498B2 (en) | Repair device and semiconductor device including the same | |
| US8913451B2 (en) | Memory device and test method thereof | |
| US10020074B1 (en) | Nonvolatile storage circuit and semiconductor memory device including the same | |
| US10403383B2 (en) | Repair device and semiconductor device including the repair device | |
| KR102722985B1 (ko) | 이퓨즈 회로 | |
| CN103247345A (zh) | 快闪存储器及快闪存储器失效存储单元检测方法 | |
| US10599442B2 (en) | Selectable boot CPU | |
| US9230693B1 (en) | Repair circuit and semiconductor memory device including the same | |
| US9336905B2 (en) | Repair circuit and semiconductor apparatus using the same | |
| US8867288B2 (en) | Memory device and test method thereof | |
| US9287007B2 (en) | Fail address storage circuit, redundancy control circuit, method for storing fail address and method for controlling redundancy | |
| US8918685B2 (en) | Test circuit, memory system, and test method of memory system | |
| US9728235B2 (en) | Semiconductor device and semiconductor memory device | |
| US9064605B2 (en) | Semiconductor system and method for reparing the same | |
| US9015463B2 (en) | Memory device, memory system including a non-volatile memory configured to output a repair data in response to an initialization signal | |
| KR20120013538A (ko) | 반도체 메모리 장치 및 그 동작 방법 | |
| KR100666170B1 (ko) | 결함 페이지 버퍼로부터의 데이터 전송이 차단되는와이어드 오어 구조의 불휘발성 반도체 메모리 장치 | |
| US11531606B2 (en) | Memory apparatus capable of autonomously detecting and repairing fail word line and memory system including the same | |
| CN106910530B (zh) | 集成电路和存储器件 | |
| US10553303B2 (en) | Semiconductor device and operating method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0105 | International application |
Patent event date: 20150616 Patent event code: PA01051R01D Comment text: International Patent Application |
|
| PG1501 | Laying open of application | ||
| PC1203 | Withdrawal of no request for examination | ||
| WITN | Application deemed withdrawn, e.g. because no request for examination was filed or no examination fee was paid |