KR20010070056A - 반도체 장치 제조 공정 및 반도체 장치 - Google Patents
반도체 장치 제조 공정 및 반도체 장치 Download PDFInfo
- Publication number
- KR20010070056A KR20010070056A KR1020000053120A KR20000053120A KR20010070056A KR 20010070056 A KR20010070056 A KR 20010070056A KR 1020000053120 A KR1020000053120 A KR 1020000053120A KR 20000053120 A KR20000053120 A KR 20000053120A KR 20010070056 A KR20010070056 A KR 20010070056A
- Authority
- KR
- South Korea
- Prior art keywords
- die
- sheet
- semiconductor
- plating
- semiconductor device
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 79
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 19
- 238000000034 method Methods 0.000 title claims description 36
- 230000008569 process Effects 0.000 title claims description 26
- 238000004806 packaging method and process Methods 0.000 title description 5
- 229920005989 resin Polymers 0.000 claims abstract description 29
- 239000011347 resin Substances 0.000 claims abstract description 29
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims abstract description 17
- 239000010949 copper Substances 0.000 claims abstract description 17
- 229910052802 copper Inorganic materials 0.000 claims abstract description 16
- 238000007747 plating Methods 0.000 claims description 31
- 238000005530 etching Methods 0.000 claims description 20
- 239000000463 material Substances 0.000 claims description 13
- 239000004020 conductor Substances 0.000 claims description 11
- 238000010168 coupling process Methods 0.000 claims description 6
- 230000008878 coupling Effects 0.000 claims description 5
- 238000005859 coupling reaction Methods 0.000 claims description 5
- 239000012212 insulator Substances 0.000 claims 2
- 230000013011 mating Effects 0.000 claims 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 abstract description 18
- KDLHZDBZIXYQEI-UHFFFAOYSA-N Palladium Chemical compound [Pd] KDLHZDBZIXYQEI-UHFFFAOYSA-N 0.000 abstract description 10
- 229910052759 nickel Inorganic materials 0.000 abstract description 9
- 230000017525 heat dissipation Effects 0.000 abstract description 6
- 229910052763 palladium Inorganic materials 0.000 abstract description 5
- 229910000679 solder Inorganic materials 0.000 abstract description 3
- 239000004593 Epoxy Substances 0.000 abstract 1
- 229910052751 metal Inorganic materials 0.000 description 11
- 239000002184 metal Substances 0.000 description 11
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 5
- 229910052750 molybdenum Inorganic materials 0.000 description 5
- 239000011733 molybdenum Substances 0.000 description 5
- 238000000206 photolithography Methods 0.000 description 5
- 229910000881 Cu alloy Inorganic materials 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 238000005538 encapsulation Methods 0.000 description 3
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 3
- 229910052737 gold Inorganic materials 0.000 description 3
- 239000010931 gold Substances 0.000 description 3
- 150000002739 metals Chemical class 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- 235000001674 Agaricus brunnescens Nutrition 0.000 description 2
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 2
- 238000009713 electroplating Methods 0.000 description 2
- 238000003384 imaging method Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 239000004332 silver Substances 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000010292 electrical insulation Methods 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 239000008393 encapsulating agent Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 238000001465 metallisation Methods 0.000 description 1
- 239000002991 molded plastic Substances 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 229920003002 synthetic resin Polymers 0.000 description 1
- 239000000057 synthetic resin Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4821—Flat leads, e.g. lead frames with or without insulating supports
- H01L21/4828—Etching
- H01L21/4832—Etching a temporary substrate after encapsulation process to form leads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49579—Lead-frames or other flat leads characterised by the materials of the lead frames or layers thereon
- H01L23/49582—Metallic layers on lead frames
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48257—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a die pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85439—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85444—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85399—Material
- H01L2224/854—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/85438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/85455—Nickel (Ni) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01042—Molybdenum [Mo]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49121—Beam lead frame or beam lead device
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
- Y10T29/49146—Assembling to base an electrical component, e.g., capacitor, etc. with encapsulating, e.g., potting, etc.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Electroplating Methods And Accessories (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Abstract
Description
Claims (5)
- 반도체 장치(70)를 제조하기 위한 공정에 있어서,제 1 표면(27) 및 제 2 표면(23)과 두께(21)를 갖는 도전 물질의 시트(sheet)(20)를 제공하는 단계,상기 시트(20)의 제 1 표면(27)에 에칭 저항 물질(24, 26)을 선택적으로 인가하는 단계,상기 시트(20)의 제 2 표면(23)으로부터 위로 확장하는 몰드 락(mold lock)(34)을 형성하는 단계,상기 시트(20)의 제 2 표면(23)에 반도체 다이를 부착하는 단계,상기 반도체 다이(40)에서 몰드 락(34) 까지 전기적 연결부(42)를 형성하는 단계,상기 몰드 락(34), 반도체 다이(40), 및 전기적 연결부(42)를 켑슐화하기 위해 시트(20)의 제 2 표면(23)위에 놓이는 켑슐화 수지(encapsulating resin)(50)를 제공하는 단계, 및상기 에칭 저항 물질(24, 26)을 에칭 마스크로 사용하여 상기 제 1 표면(27)으로부터 시트(20)의 두께(21)를 선택적으로 에칭하는 단계를 포함하는 반도체 장치 제조 공정.
- 제 1 항에 있어서,상기 몰드 락(34)을 형성하는 단계는,도전 물질의 상기 시트(20)의 제 2 표면(23) 상에 패터닝된 도금 마스크(32)를 형성하는 단계,상기 패터닝된 도금 마스크(32)에서 개구를 통해 노출된 도전 물질의 시트(20)의 부분을 구리로 도금하는 단계, 및상기 패터닝된 도금 마스크(32)를 제거하는 단계를 포함하는 반도체 장치 제조 공정.
- 복수의 반도체 장치(70)를 제조하기 위한 공정에 있어서,제 1 측면(23) 및 제 2 측면(27)을 갖는 제 1 도전 물질의 시트(sheet)(20)를 제공하는 단계,복수의 다이 부착 영역(22)을 형성하기 위해 제 2 도전 물질로 상기 시트(20)의 제 1 측면(23)을 선택적으로 도금하는 단계,복수의 장치 리드 접촉부(26) 및 복수의 장치 다이 접촉부(24)를 정의하기 위해 제 3 에칭 저항 도전 물질로 시트의 제 2 측면(27)을 선택적으로 도금하는 단계로서, 상기 장치 다이 접촉부(24)는 상기 다이 부착 영역(22)과 정렬되어 정의되는 도금 단계,복수의 몰드 락(34)을 상기 복수의 장치 리드 접촉부(26)와 정렬하여 형성하기 위해 제 4 도전 물질로 시트(20)의 제 1 측면(23)을 선택적으로 도금하는 단계,각각의 상기 복수의 다이 부착 영역(22)에 반도체 다이(40)를 부착하는 단계,각각의 상기 반도체 다이(40)로부터 몰드 락(34) 중 관련된 하나까지 확장하는 전기적 상호 연결부(42)를 형성하는 단계,하나의 몰드된 수지 하우징(50)에 모든 반도체 다이와 전기적 상호 연결부를 켑슐화하는 단계,복수의 절연 장치 리드 접촉부(62)와 복수의 절연 장치 다이 접촉부(60)를 형성하기 위해 에칭 마스크로서 상기 제 3 에칭 저항 도전 물질(24, 26)을 사용하여 제 2 측면(27)으로부터 시트(20)를 선택적으로 에칭하는 단계, 및상기 복수의 반도체 다이(40)를 복수의 개별적인 장치 구조(70)로 분리하기 위해 하나의 몰드된 수지 하우징(50)을 절단하는 단계를 포함하는 복수의 반도체 장치 제조 공정.
- 복수의 반도체 장치를 제조하는 공정에 있어서,희생적인 물질의 전도 시트(20)를 제공하는 단계,상기 전도 시트(20)의 제 1 표면(23) 상에 복수의 상호 연결 결합 영역(34)과 복수의 다이 부착 영역(22)을 정의하는 단계,상기 다이 부착 영역(22)에 복수의 반도체 장치 다이(40)를 부착하는 단계,각각의 상기 반도체 장치 다이(40)와 상호 연결 결합 영역(34)의 관련된 하나 사이에 상호 연결부(42)를 제공하는 단계,하나의 수지 하우징(50)에 복수의 반도체 장치 다이를 켑슐화하는 단계,상기 전도 시트의 제 1 부분을 제거하기 위해 전도 시트를 선택적으로 에칭하고, 다이 에칭 영역(22)과 상호 연결 결합 영역(34)에 결합된 전도 시트(20)의 제 2 부분(60, 62)을 남기는 단계, 및상기 반도체 장치 다이를 개별화하기 위해 하나의 수지 하우징을 절단하는 단계를 포함하는 복수의 반도체 장치 제조 공정.
- 복수의 반도체 장치를 제조하기 위한 공정에 있어서,제 1 측면(23) 및 제 2 측면을 갖고 구리를 포함하는 시트(20)를 제공하는 단계,복수의 다이 부착 영역(22)을 형성하기 위해 상기 시트(20)의 제 1 측면(23)을 선택적으로 도금하는 단계,복수의 결합 접촉 영역(26) 및 복수의 다이 접촉 영역(24)을 정의하기 위해 전도 에칭 저항 물질로 시트의 제 2 측면(27)을 선택적으로 도금하는 단계로서, 상기 다이 접촉 영역(24)은 상기 다이 부착 영역(22)과 정렬되는 도금 단계,복수의 몰드 락(34)을 형성하기 위해 구리로 시트의 제 1 표면(23)을 선택적으로 도금하는 단계로서, 각각의 상기 몰드 락(34)은 복수의 결합 접촉 영역(26) 중 개별적인 하나에 정렬되고, 결합 표면을 갖는 도금 단계,각각의 상기 복수의 다이 부착 영역(22)에 반도체 다이(40)를 부착하는 단계,각각의 상기 반도체 다이(40)와 결합 표면(34) 중 관련된 하나 사이에 전기적 상호 연결부(42)를 제공하는 단계,모든 상기 반도체 다이(40)를 켑슐화하는 하나의 수지 하우징(50)을 형성하는 단계,상기 시트를 복수의 전기적 절연 다이 접촉 영역(60)과 복수의 결합 접촉 영역(62)으로 분리하기 위해 에칭 마스크로써 에칭 저항 도전 물질(24, 26)을 사용하여 시트의 제 2 표면(27)을 에칭하는 단계, 및상기 반도체 다이를 복수의 반도체 장치(70)로 개별화 하기 위해 하나의 수지 하우징을 절단하는 단계를 포함하는 복수의 반도체 장치 제조 공정.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/391,879 US6451627B1 (en) | 1999-09-07 | 1999-09-07 | Semiconductor device and process for manufacturing and packaging a semiconductor device |
US09/391,879 | 1999-09-07 |
Publications (2)
Publication Number | Publication Date |
---|---|
KR20010070056A true KR20010070056A (ko) | 2001-07-25 |
KR100675494B1 KR100675494B1 (ko) | 2007-02-05 |
Family
ID=23548322
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1020000053120A KR100675494B1 (ko) | 1999-09-07 | 2000-09-07 | 반도체 장치 및 반도체 장치를 제조하고 패키징하기 위한 공정 |
Country Status (4)
Country | Link |
---|---|
US (1) | US6451627B1 (ko) |
JP (1) | JP2001110945A (ko) |
KR (1) | KR100675494B1 (ko) |
TW (1) | TW456014B (ko) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100386817B1 (ko) * | 2001-06-28 | 2003-06-09 | 동부전자 주식회사 | 칩 스케일형 반도체 패키지 제조 방법 |
KR20040011952A (ko) * | 2002-07-31 | 2004-02-11 | (주)칩트론 | 반도체 제조공정 |
Families Citing this family (95)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6342730B1 (en) * | 2000-01-28 | 2002-01-29 | Advanced Semiconductor Engineering, Inc. | Low-pin-count chip package and manufacturing method thereof |
EP1122778A3 (en) * | 2000-01-31 | 2004-04-07 | Sanyo Electric Co., Ltd. | Circuit device and manufacturing method of circuit device |
US7091606B2 (en) * | 2000-01-31 | 2006-08-15 | Sanyo Electric Co., Ltd. | Circuit device and manufacturing method of circuit device and semiconductor module |
US7173336B2 (en) | 2000-01-31 | 2007-02-06 | Sanyo Electric Co., Ltd. | Hybrid integrated circuit device |
JP2001338947A (ja) * | 2000-05-26 | 2001-12-07 | Nec Corp | フリップチップ型半導体装置及びその製造方法 |
US6611053B2 (en) * | 2000-06-08 | 2003-08-26 | Micron Technology, Inc. | Protective structure for bond wires |
US6683368B1 (en) | 2000-06-09 | 2004-01-27 | National Semiconductor Corporation | Lead frame design for chip scale package |
TW507482B (en) * | 2000-06-09 | 2002-10-21 | Sanyo Electric Co | Light emitting device, its manufacturing process, and lighting device using such a light-emitting device |
DE10047135B4 (de) * | 2000-09-22 | 2006-08-24 | Infineon Technologies Ag | Verfahren zum Herstellen eines Kunststoff umhüllten Bauelementes und Kunststoff umhülltes Bauelement |
US6689640B1 (en) | 2000-10-26 | 2004-02-10 | National Semiconductor Corporation | Chip scale pin array |
JP3895570B2 (ja) * | 2000-12-28 | 2007-03-22 | 株式会社ルネサステクノロジ | 半導体装置 |
US6551859B1 (en) * | 2001-02-22 | 2003-04-22 | National Semiconductor Corporation | Chip scale and land grid array semiconductor packages |
JP3609737B2 (ja) * | 2001-03-22 | 2005-01-12 | 三洋電機株式会社 | 回路装置の製造方法 |
JP4708625B2 (ja) * | 2001-04-26 | 2011-06-22 | 三洋電機株式会社 | ボンディング装置およびそれを用いた半導体装置の製造方法 |
JP4611569B2 (ja) * | 2001-05-30 | 2011-01-12 | ルネサスエレクトロニクス株式会社 | リードフレーム及び半導体装置の製造方法 |
JP5531172B2 (ja) * | 2001-06-19 | 2014-06-25 | Shマテリアル株式会社 | リードフレーム及びその製造方法 |
EP2312630A1 (en) * | 2001-07-09 | 2011-04-20 | Sumitomo Metal Mining Company Limited | Leadframe and method of manufacturing the same |
JP4682477B2 (ja) * | 2001-08-01 | 2011-05-11 | ソニー株式会社 | 電子部品実装基板及びその製造方法 |
SG120858A1 (en) * | 2001-08-06 | 2006-04-26 | Micron Technology Inc | Quad flat no-lead (qfn) grid array package, methodof making and memory module and computer system including same |
KR20030019082A (ko) * | 2001-08-27 | 2003-03-06 | 산요 덴키 가부시키가이샤 | 회로 장치의 제조 방법 |
DE10148042B4 (de) * | 2001-09-28 | 2006-11-09 | Infineon Technologies Ag | Elektronisches Bauteil mit einem Kunststoffgehäuse und Komponenten eines höhenstrukturierten metallischen Systemträgers und Verfahren zu deren Herstellung |
US20030178707A1 (en) * | 2002-03-21 | 2003-09-25 | Abbott Donald C. | Preplated stamped small outline no-lead leadframes having etched profiles |
CN100372105C (zh) * | 2002-04-11 | 2008-02-27 | Nxp股份有限公司 | 半导体器件 |
WO2003085728A1 (en) * | 2002-04-11 | 2003-10-16 | Koninklijke Philips Electronics N.V. | Carrier, method of manufacturing a carrier and an electronic device |
US7799611B2 (en) * | 2002-04-29 | 2010-09-21 | Unisem (Mauritius) Holdings Limited | Partially patterned lead frames and methods of making and using the same in semiconductor packaging |
US6812552B2 (en) * | 2002-04-29 | 2004-11-02 | Advanced Interconnect Technologies Limited | Partially patterned lead frames and methods of making and using the same in semiconductor packaging |
US8236612B2 (en) * | 2002-04-29 | 2012-08-07 | Unisem (Mauritius) Holdings Limited | Partially patterned lead frames and methods of making and using the same in semiconductor packaging |
DE10240461A1 (de) * | 2002-08-29 | 2004-03-11 | Infineon Technologies Ag | Universelles Gehäuse für ein elektronisches Bauteil mit Halbleiterchip und Verfahren zu seiner Herstellung |
US20040058478A1 (en) * | 2002-09-25 | 2004-03-25 | Shafidul Islam | Taped lead frames and methods of making and using the same in semiconductor packaging |
US20040178483A1 (en) * | 2003-03-12 | 2004-09-16 | Cheng-Ho Hsu | Method of packaging a quad flat no-lead semiconductor and a quad flat no-lead semiconductor |
SG119185A1 (en) | 2003-05-06 | 2006-02-28 | Micron Technology Inc | Method for packaging circuits and packaged circuits |
JP2005077955A (ja) * | 2003-09-02 | 2005-03-24 | Sanyo Electric Co Ltd | エッチング方法およびそれを用いた回路装置の製造方法 |
CN100541753C (zh) * | 2003-10-15 | 2009-09-16 | Nxp股份有限公司 | 电子器件及其制造方法 |
US7144490B2 (en) * | 2003-11-18 | 2006-12-05 | International Business Machines Corporation | Method for selective electroplating of semiconductor device I/O pads using a titanium-tungsten seed layer |
CN100361293C (zh) * | 2004-04-28 | 2008-01-09 | 络达科技股份有限公司 | 内含无源元件的外露式有源元件基座模块 |
KR100881476B1 (ko) * | 2004-07-15 | 2009-02-05 | 다이니폰 인사츠 가부시키가이샤 | 반도체장치와 반도체장치 제조용 기판 및 반도체장치제조용 기판의 제조방법 |
CN100555608C (zh) * | 2004-07-15 | 2009-10-28 | 大日本印刷株式会社 | 半导体装置与半导体装置制造用基板及它们的制造方法 |
US7095096B1 (en) | 2004-08-16 | 2006-08-22 | National Semiconductor Corporation | Microarray lead frame |
US7413995B2 (en) * | 2004-08-23 | 2008-08-19 | Intel Corporation | Etched interposer for integrated circuit devices |
DE102004048202B4 (de) * | 2004-09-30 | 2008-05-21 | Infineon Technologies Ag | Verfahren zur Vereinzelung von oberflächenmontierbaren Halbleiterbauteilen und zur Bestückung derselben mit Außenkontakten |
US7049208B2 (en) | 2004-10-11 | 2006-05-23 | Intel Corporation | Method of manufacturing of thin based substrate |
US7358444B2 (en) * | 2004-10-13 | 2008-04-15 | Intel Corporation | Folded substrate with interposer package for integrated circuit devices |
JP2008532267A (ja) * | 2005-02-23 | 2008-08-14 | エルジーマイクロン リミテッド | リードフレーム |
CN100370589C (zh) * | 2005-04-07 | 2008-02-20 | 江苏长电科技股份有限公司 | 新型集成电路或分立元件超薄无脚封装工艺 |
US7846775B1 (en) | 2005-05-23 | 2010-12-07 | National Semiconductor Corporation | Universal lead frame for micro-array packages |
US7495330B2 (en) * | 2005-06-30 | 2009-02-24 | Intel Corporation | Substrate connector for integrated circuit devices |
WO2007005639A2 (en) * | 2005-06-30 | 2007-01-11 | Controlled Semiconductor, Inc. | Lead frame isolation using laser technology |
JP2008545265A (ja) * | 2005-07-07 | 2008-12-11 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | パッケージ、該パッケージを製造する方法、及び該方法の使用 |
EP1921674A4 (en) * | 2005-08-10 | 2010-08-25 | Mitsui High Tec | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME |
US7445967B2 (en) * | 2006-01-20 | 2008-11-04 | Freescale Semiconductor, Inc. | Method of packaging a semiconductor die and package thereof |
TWI311352B (en) * | 2006-03-24 | 2009-06-21 | Chipmos Technologies Inc | Fabricating process of leadframe-based bga packages and leadless leadframe utilized in the process |
DE102006023998B4 (de) * | 2006-05-22 | 2009-02-19 | Infineon Technologies Ag | Elektronische Schaltungsanordnung und Verfahren zur Herstellung einer solchen |
DE102006044690B4 (de) * | 2006-09-22 | 2010-07-29 | Infineon Technologies Ag | Elektronisches Bauteil und Verfahren zum Herstellen |
TWI313943B (en) * | 2006-10-24 | 2009-08-21 | Chipmos Technologies Inc | Light emitting chip package and manufacturing thereof |
CN101601133B (zh) * | 2006-10-27 | 2011-08-10 | 宇芯(毛里求斯)控股有限公司 | 部分图案化的引线框以及在半导体封装中制造和使用其的方法 |
EP2123126A2 (en) * | 2006-12-06 | 2009-11-25 | Nxp B.V. | Optical electrical system in package for led based lighting systems |
CN101241890B (zh) * | 2007-02-06 | 2012-05-23 | 百慕达南茂科技股份有限公司 | 芯片封装结构及其制作方法 |
US8133764B2 (en) * | 2007-02-14 | 2012-03-13 | Npx B.V. | Embedded inductor and method of producing thereof |
US7696062B2 (en) * | 2007-07-25 | 2010-04-13 | Northrop Grumman Systems Corporation | Method of batch integration of low dielectric substrates with MMICs |
US7671452B1 (en) * | 2007-08-17 | 2010-03-02 | National Semiconductor Corporation | Microarray package with plated contact pedestals |
JP2009049173A (ja) * | 2007-08-20 | 2009-03-05 | Mitsui High Tec Inc | 半導体装置及びその製造方法 |
WO2009036604A1 (en) * | 2007-09-20 | 2009-03-26 | Asat Limited | Etching isolation of lpcc/qfn strip |
US8084299B2 (en) | 2008-02-01 | 2011-12-27 | Infineon Technologies Ag | Semiconductor device package and method of making a semiconductor device package |
US8115285B2 (en) * | 2008-03-14 | 2012-02-14 | Advanced Semiconductor Engineering, Inc. | Advanced quad flat no lead chip package having a protective layer to enhance surface mounting and manufacturing methods thereof |
US8375577B2 (en) * | 2008-06-04 | 2013-02-19 | National Semiconductor Corporation | Method of making foil based semiconductor package |
US20100044850A1 (en) | 2008-08-21 | 2010-02-25 | Advanced Semiconductor Engineering, Inc. | Advanced quad flat non-leaded package structure and manufacturing method thereof |
TWI372454B (en) * | 2008-12-09 | 2012-09-11 | Advanced Semiconductor Eng | Quad flat non-leaded package and manufacturing method thereof |
JP4811520B2 (ja) * | 2009-02-20 | 2011-11-09 | 住友金属鉱山株式会社 | 半導体装置用基板の製造方法、半導体装置の製造方法、半導体装置用基板及び半導体装置 |
JP5526575B2 (ja) * | 2009-03-30 | 2014-06-18 | 凸版印刷株式会社 | 半導体素子用基板の製造方法および半導体装置 |
US8124447B2 (en) | 2009-04-10 | 2012-02-28 | Advanced Semiconductor Engineering, Inc. | Manufacturing method of advanced quad flat non-leaded package |
US8551820B1 (en) | 2009-09-28 | 2013-10-08 | Amkor Technology, Inc. | Routable single layer substrate and semiconductor package including same |
US20110115067A1 (en) * | 2009-11-18 | 2011-05-19 | Jen-Chung Chen | Semiconductor chip package with mold locks |
US20110117232A1 (en) * | 2009-11-18 | 2011-05-19 | Jen-Chung Chen | Semiconductor chip package with mold locks |
US20110163430A1 (en) * | 2010-01-06 | 2011-07-07 | Advanced Semiconductor Engineering, Inc. | Leadframe Structure, Advanced Quad Flat No Lead Package Structure Using the Same, and Manufacturing Methods Thereof |
CN101853834B (zh) * | 2010-04-28 | 2012-01-04 | 江苏长电科技股份有限公司 | 下沉基岛及埋入型基岛引线框结构及其先刻后镀方法 |
TWI420630B (zh) | 2010-09-14 | 2013-12-21 | Advanced Semiconductor Eng | 半導體封裝結構與半導體封裝製程 |
EP2432038A1 (en) * | 2010-09-17 | 2012-03-21 | Liang Meng Plastic Share Co. Ltd. | Light emitting diode package structure |
US8669649B2 (en) | 2010-09-24 | 2014-03-11 | Stats Chippac Ltd. | Integrated circuit packaging system with interlock and method of manufacture thereof |
TWI419290B (zh) | 2010-10-29 | 2013-12-11 | Advanced Semiconductor Eng | 四方扁平無引腳封裝及其製作方法 |
TWI445100B (zh) | 2011-05-20 | 2014-07-11 | Subtron Technology Co Ltd | 封裝結構及其製作方法 |
US8502363B2 (en) | 2011-07-06 | 2013-08-06 | Advanced Semiconductor Engineering, Inc. | Semiconductor device packages with solder joint enhancement element and related methods |
CN102376672B (zh) * | 2011-11-30 | 2014-10-29 | 江苏长电科技股份有限公司 | 无基岛球栅阵列封装结构及其制造方法 |
CN102683315B (zh) * | 2011-11-30 | 2015-04-29 | 江苏长电科技股份有限公司 | 滚镀四面无引脚封装结构及其制造方法 |
US8674487B2 (en) | 2012-03-15 | 2014-03-18 | Advanced Semiconductor Engineering, Inc. | Semiconductor packages with lead extensions and related methods |
US9653656B2 (en) | 2012-03-16 | 2017-05-16 | Advanced Semiconductor Engineering, Inc. | LED packages and related methods |
US9059379B2 (en) | 2012-10-29 | 2015-06-16 | Advanced Semiconductor Engineering, Inc. | Light-emitting semiconductor packages and related methods |
US9911685B2 (en) | 2012-11-09 | 2018-03-06 | Amkor Technology, Inc. | Land structure for semiconductor package and method therefor |
KR20140060390A (ko) | 2012-11-09 | 2014-05-20 | 앰코 테크놀로지 코리아 주식회사 | 반도체 패키지의 랜드 및 그 제조 방법과 이를 이용한 반도체 패키지 및 그 제조 방법 |
US9947636B2 (en) * | 2014-06-02 | 2018-04-17 | Stmicroelectronics, Inc. | Method for making semiconductor device with lead frame made from top and bottom components and related devices |
US9472528B2 (en) * | 2014-06-05 | 2016-10-18 | Freescale Semiconductor, Inc. | Integrated electronic package and method of fabrication |
US9570381B2 (en) | 2015-04-02 | 2017-02-14 | Advanced Semiconductor Engineering, Inc. | Semiconductor packages and related manufacturing methods |
JP6555927B2 (ja) * | 2015-05-18 | 2019-08-07 | 大口マテリアル株式会社 | 半導体素子搭載用リードフレーム及び半導体装置の製造方法 |
JP6777365B2 (ja) * | 2016-12-09 | 2020-10-28 | 大口マテリアル株式会社 | リードフレーム |
TWM555065U (zh) * | 2017-09-05 | 2018-02-01 | 恆勁科技股份有限公司 | 電子封裝件及其封裝基板 |
US11887916B2 (en) | 2020-09-09 | 2024-01-30 | Amkor Technology Singapore Holding Pte. Ltd. | Semiconductor devices and methods of manufacturing semiconductor devices |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01106456A (ja) * | 1987-10-19 | 1989-04-24 | Matsushita Electric Ind Co Ltd | 半導体集積回路装置 |
JP2840317B2 (ja) * | 1989-09-06 | 1998-12-24 | 新光電気工業株式会社 | 半導体装置およびその製造方法 |
JP2781018B2 (ja) * | 1989-09-06 | 1998-07-30 | 新光電気工業株式会社 | 半導体装置およびその製造方法 |
JPH0369248U (ko) * | 1989-11-10 | 1991-07-09 | ||
JP2784248B2 (ja) * | 1990-06-21 | 1998-08-06 | 新光電気工業株式会社 | 半導体装置の製造方法 |
US6072239A (en) | 1995-11-08 | 2000-06-06 | Fujitsu Limited | Device having resin package with projections |
US6001671A (en) * | 1996-04-18 | 1999-12-14 | Tessera, Inc. | Methods for manufacturing a semiconductor package having a sacrificial layer |
KR0185512B1 (ko) * | 1996-08-19 | 1999-03-20 | 김광호 | 칼럼리드구조를갖는패키지및그의제조방법 |
JP3521758B2 (ja) * | 1997-10-28 | 2004-04-19 | セイコーエプソン株式会社 | 半導体装置の製造方法 |
US6333252B1 (en) * | 2000-01-05 | 2001-12-25 | Advanced Semiconductor Engineering, Inc. | Low-pin-count chip package and manufacturing method thereof |
US6261864B1 (en) * | 2000-01-28 | 2001-07-17 | Advanced Semiconductor Engineering, Inc. | Low-pin-count chip package and manufacturing method thereof |
US6342730B1 (en) * | 2000-01-28 | 2002-01-29 | Advanced Semiconductor Engineering, Inc. | Low-pin-count chip package and manufacturing method thereof |
US6306685B1 (en) * | 2000-02-01 | 2001-10-23 | Advanced Semiconductor Engineering, Inc. | Method of molding a bump chip carrier and structure made thereby |
US6238952B1 (en) * | 2000-02-29 | 2001-05-29 | Advanced Semiconductor Engineering, Inc. | Low-pin-count chip package and manufacturing method thereof |
-
1999
- 1999-09-07 US US09/391,879 patent/US6451627B1/en not_active Expired - Lifetime
-
2000
- 2000-08-04 TW TW089115706A patent/TW456014B/zh not_active IP Right Cessation
- 2000-09-04 JP JP2000266476A patent/JP2001110945A/ja active Pending
- 2000-09-07 KR KR1020000053120A patent/KR100675494B1/ko not_active IP Right Cessation
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100386817B1 (ko) * | 2001-06-28 | 2003-06-09 | 동부전자 주식회사 | 칩 스케일형 반도체 패키지 제조 방법 |
KR20040011952A (ko) * | 2002-07-31 | 2004-02-11 | (주)칩트론 | 반도체 제조공정 |
Also Published As
Publication number | Publication date |
---|---|
TW456014B (en) | 2001-09-21 |
JP2001110945A (ja) | 2001-04-20 |
US6451627B1 (en) | 2002-09-17 |
KR100675494B1 (ko) | 2007-02-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100675494B1 (ko) | 반도체 장치 및 반도체 장치를 제조하고 패키징하기 위한 공정 | |
EP1662565B1 (en) | Semiconductor package | |
US6611047B2 (en) | Semiconductor package with singulation crease | |
KR100262180B1 (ko) | 수지밀봉형반도체장치및그의제조방법 | |
US20040046237A1 (en) | Lead frame and method of manufacturing the same | |
US6002173A (en) | Semiconductor device package with metal-polymer joint of controlled roughness | |
US20040070056A1 (en) | Lead frame and method of manufacturing the same | |
EP1994551A2 (en) | Methods of making qfn package with power and ground rings | |
US20180122731A1 (en) | Plated ditch pre-mold lead frame, semiconductor package, and method of making same | |
US5616886A (en) | Wirebondless module package | |
US5844779A (en) | Semiconductor package, and semiconductor device using the same | |
US6768186B2 (en) | Semiconductor device and laminated leadframe package | |
WO2006074312A2 (en) | Dual flat non-leaded semiconductor package | |
US5898128A (en) | Electronic component | |
US5393705A (en) | Molded semiconductor device using intermediate lead pattern on film carrier formed from lattice pattern commonly available for devices and process of fabrication thereof | |
KR20040108582A (ko) | 반도체 장치 및 그 제조 방법 | |
US7135779B2 (en) | Method for packaging integrated circuit chips | |
JP3766312B2 (ja) | 半導体装置及びその製造方法 | |
JPS63146453A (ja) | 半導体パツケ−ジおよびその製造方法 | |
KR100704311B1 (ko) | 내부리드 노출형 반도체 칩 패키지와 그 제조 방법 | |
KR101478759B1 (ko) | 기판 프레임 제조 방법 및 이를 포함하는 반도체 소자 제조 방법 | |
KR100296962B1 (ko) | 칩 사이즈 패키지 제조방법 | |
JPH1074880A (ja) | ヒートシンクを備えた樹脂封止型半導体装置及びその製造方法 | |
JPS61296745A (ja) | チツプキヤリア | |
JP2004356552A (ja) | 半導体パッケージの製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
N231 | Notification of change of applicant | ||
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20130109 Year of fee payment: 7 |
|
FPAY | Annual fee payment |
Payment date: 20140108 Year of fee payment: 8 |
|
FPAY | Annual fee payment |
Payment date: 20150107 Year of fee payment: 9 |
|
FPAY | Annual fee payment |
Payment date: 20160111 Year of fee payment: 10 |
|
FPAY | Annual fee payment |
Payment date: 20170102 Year of fee payment: 11 |
|
FPAY | Annual fee payment |
Payment date: 20180110 Year of fee payment: 12 |
|
LAPS | Lapse due to unpaid annual fee |