KR102542758B1 - 상호접속부를 위한 루테늄 금속 피처 충전 - Google Patents
상호접속부를 위한 루테늄 금속 피처 충전 Download PDFInfo
- Publication number
- KR102542758B1 KR102542758B1 KR1020187000200A KR20187000200A KR102542758B1 KR 102542758 B1 KR102542758 B1 KR 102542758B1 KR 1020187000200 A KR1020187000200 A KR 1020187000200A KR 20187000200 A KR20187000200 A KR 20187000200A KR 102542758 B1 KR102542758 B1 KR 102542758B1
- Authority
- KR
- South Korea
- Prior art keywords
- metal
- layer
- features
- metal layer
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H01L21/28194—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/013—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator
- H10D64/01302—Manufacture or treatment of electrodes having a conductor capacitively coupled to a semiconductor by an insulator the insulator being formed after the semiconductor body, the semiconductor being silicon
- H10D64/01332—Making the insulator
- H10D64/01336—Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid
- H10D64/01342—Making the insulator on single crystalline silicon, e.g. chemical oxidation using a liquid by deposition, e.g. evaporation, ALD or laser deposition
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
- H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
- H10W20/42—Vias, e.g. via plugs
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/06—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of metallic material
- C23C16/16—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of metallic material from metal carbonyl compounds
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/455—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for introducing gases into reaction chamber or for modifying gas flows in reaction chamber
- C23C16/45523—Pulsed gas flow or change of composition over time
- C23C16/45525—Atomic layer deposition [ALD]
- C23C16/45553—Atomic layer deposition [ALD] characterized by the use of precursors specially adapted for ALD
-
- C—CHEMISTRY; METALLURGY
- C23—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
- C23C—COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
- C23C16/00—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
- C23C16/44—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating
- C23C16/46—Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the method of coating characterised by the method used for heating the substrate
-
- H01L21/28556—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/056—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
- H10W20/057—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches by selectively depositing, e.g. by using selective CVD or plating
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/056—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches
- H10W20/059—Manufacture or treatment of conductive parts of the interconnections by filling conductive material into holes, grooves or trenches by reflowing or applying pressure
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/071—Manufacture or treatment of dielectric parts thereof
- H10W20/081—Manufacture or treatment of dielectric parts thereof by forming openings in the dielectric parts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/071—Manufacture or treatment of dielectric parts thereof
- H10W20/093—Manufacture or treatment of dielectric parts thereof by modifying materials of the dielectric parts
- H10W20/096—Manufacture or treatment of dielectric parts thereof by modifying materials of the dielectric parts by contacting with gases, liquids or plasmas
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
- H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
- H10W20/44—Conductive materials thereof
- H10W20/4403—Conductive materials thereof based on metals, e.g. alloys, metal silicides
- H10W20/4432—Conductive materials thereof based on metals, e.g. alloys, metal silicides the principal metal being a noble metal, e.g. gold
-
- H01L2924/01044—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
- H10P14/42—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials using a gas or vapour
- H10P14/43—Chemical deposition, e.g. chemical vapour deposition [CVD]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/40—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials
- H10P14/42—Formation of materials, e.g. in the shape of layers or pillars of conductive or resistive materials using a gas or vapour
- H10P14/43—Chemical deposition, e.g. chemical vapour deposition [CVD]
- H10P14/432—Chemical deposition, e.g. chemical vapour deposition [CVD] using selective deposition
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
- H10W20/042—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers the barrier, adhesion or liner layers being seed or nucleation layers
- H10W20/045—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers the barrier, adhesion or liner layers being seed or nucleation layers for deposition from the gaseous phase, e.g. for chemical vapour deposition [CVD]
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
- Physics & Mathematics (AREA)
- Plasma & Fusion (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US201562171739P | 2015-06-05 | 2015-06-05 | |
| US62/171,739 | 2015-06-05 | ||
| PCT/US2016/035724 WO2016196937A1 (en) | 2015-06-05 | 2016-06-03 | Ruthenium metal feature fill for interconnects |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR20180005743A KR20180005743A (ko) | 2018-01-16 |
| KR102542758B1 true KR102542758B1 (ko) | 2023-06-12 |
Family
ID=57441803
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR1020187000200A Active KR102542758B1 (ko) | 2015-06-05 | 2016-06-03 | 상호접속부를 위한 루테늄 금속 피처 충전 |
Country Status (6)
| Country | Link |
|---|---|
| US (2) | US9711449B2 (https=) |
| JP (1) | JP7066929B2 (https=) |
| KR (1) | KR102542758B1 (https=) |
| CN (1) | CN107836034B (https=) |
| TW (1) | TWI621161B (https=) |
| WO (1) | WO2016196937A1 (https=) |
Families Citing this family (29)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10049927B2 (en) | 2016-06-10 | 2018-08-14 | Applied Materials, Inc. | Seam-healing method upon supra-atmospheric process in diffusion promoting ambient |
| US10541174B2 (en) | 2017-01-20 | 2020-01-21 | Tokyo Electron Limited | Interconnect structure and method of forming the same |
| US10224224B2 (en) | 2017-03-10 | 2019-03-05 | Micromaterials, LLC | High pressure wafer processing systems and related methods |
| US10622214B2 (en) | 2017-05-25 | 2020-04-14 | Applied Materials, Inc. | Tungsten defluorination by high pressure treatment |
| JP6947914B2 (ja) | 2017-08-18 | 2021-10-13 | アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated | 高圧高温下のアニールチャンバ |
| US10276411B2 (en) | 2017-08-18 | 2019-04-30 | Applied Materials, Inc. | High pressure and high temperature anneal chamber |
| JP7277871B2 (ja) * | 2017-10-04 | 2023-05-19 | 東京エレクトロン株式会社 | 相互接続のためのルテニウム金属機能フィリング |
| US10790188B2 (en) | 2017-10-14 | 2020-09-29 | Applied Materials, Inc. | Seamless ruthenium gap fill |
| US10672649B2 (en) | 2017-11-08 | 2020-06-02 | International Business Machines Corporation | Advanced BEOL interconnect architecture |
| EP4321649B1 (en) | 2017-11-11 | 2025-08-20 | Micromaterials LLC | Gas delivery system for high pressure processing chamber |
| JP2021503714A (ja) | 2017-11-17 | 2021-02-12 | アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated | 高圧処理システムのためのコンデンサシステム |
| US10269698B1 (en) | 2017-12-20 | 2019-04-23 | International Business Machines Corporation | Binary metallization structure for nanoscale dual damascene interconnects |
| TWI799494B (zh) | 2018-01-19 | 2023-04-21 | 荷蘭商Asm 智慧財產控股公司 | 沈積方法 |
| SG11202008256WA (en) | 2018-03-09 | 2020-09-29 | Applied Materials Inc | High pressure annealing process for metal containing materials |
| US10950429B2 (en) | 2018-05-08 | 2021-03-16 | Applied Materials, Inc. | Methods of forming amorphous carbon hard mask layers and hard mask layers formed therefrom |
| US10748783B2 (en) | 2018-07-25 | 2020-08-18 | Applied Materials, Inc. | Gas delivery module |
| JP7547037B2 (ja) * | 2018-08-20 | 2024-09-09 | エーエスエム・アイピー・ホールディング・ベー・フェー | 周期的堆積プロセスによって基材の誘電体表面上にモリブデン金属膜を堆積させる方法および関連する半導体デバイス構造 |
| JP7182970B2 (ja) * | 2018-09-20 | 2022-12-05 | 東京エレクトロン株式会社 | 埋め込み方法及び処理システム |
| US11631680B2 (en) | 2018-10-18 | 2023-04-18 | Applied Materials, Inc. | Methods and apparatus for smoothing dynamic random access memory bit line metal |
| WO2020117462A1 (en) | 2018-12-07 | 2020-06-11 | Applied Materials, Inc. | Semiconductor processing system |
| US20200279943A1 (en) * | 2019-02-28 | 2020-09-03 | Tokyo Electron Limited | Dual silicide wrap-around contacts for semiconductor devices |
| US11901222B2 (en) | 2020-02-17 | 2024-02-13 | Applied Materials, Inc. | Multi-step process for flowable gap-fill film |
| JP7206355B2 (ja) * | 2020-11-12 | 2023-01-17 | アプライド マテリアルズ インコーポレイテッド | ダイナミックランダムアクセスメモリビット線金属を滑らかにするための方法及び装置 |
| US20220165852A1 (en) * | 2020-11-23 | 2022-05-26 | Applied Materials, Inc. | Methods and apparatus for metal fill in metal gate stack |
| US20220223472A1 (en) | 2021-01-11 | 2022-07-14 | Applied Materials, Inc. | Ruthenium Reflow For Via Fill |
| KR102659491B1 (ko) * | 2021-08-12 | 2024-04-23 | 한국과학기술연구원 | 배선 재료용 저저항 필름의 제조 방법 |
| US20240282709A1 (en) * | 2023-02-22 | 2024-08-22 | Applied Materials, Inc. | Layered Substrate with Ruthenium Layer and Method for Producing |
| US20240355673A1 (en) * | 2023-04-20 | 2024-10-24 | Applied Materials, Inc. | Hybrid molybdenum fill scheme for low resistivity semiconductor applications |
| US20240363410A1 (en) * | 2023-04-25 | 2024-10-31 | Tokyo Electron Limited | Methods for making semiconductor devices that include metal cap layers |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000091269A (ja) * | 1998-09-10 | 2000-03-31 | Fujitsu Ltd | 半導体装置の製造方法 |
| JP2008538126A (ja) | 2005-03-16 | 2008-10-09 | 東京エレクトロン株式会社 | パターン化された基板上にルテニウム金属層を形成する方法 |
Family Cites Families (28)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6475903B1 (en) | 1993-12-28 | 2002-11-05 | Intel Corporation | Copper reflow process |
| JP3393436B2 (ja) * | 1996-12-03 | 2003-04-07 | ソニー株式会社 | 配線の形成方法 |
| JPH10209157A (ja) * | 1997-01-21 | 1998-08-07 | Hitachi Ltd | 半導体装置の製造方法 |
| KR100227843B1 (ko) * | 1997-01-22 | 1999-11-01 | 윤종용 | 반도체 소자의 콘택 배선 방법 및 이를 이용한 커패시터 제조방법 |
| KR100230418B1 (ko) * | 1997-04-17 | 1999-11-15 | 윤종용 | 백금족 금속층 형성방법 및 이를 이용한 커패시터 제조방법 |
| KR100408410B1 (ko) * | 2001-05-31 | 2003-12-06 | 삼성전자주식회사 | 엠아이엠(mim) 커패시터를 갖는 반도체 소자 및 그제조 방법 |
| KR100416602B1 (ko) * | 2001-08-08 | 2004-02-05 | 삼성전자주식회사 | 스택형 캐패시터의 제조 방법 |
| US7270848B2 (en) * | 2004-11-23 | 2007-09-18 | Tokyo Electron Limited | Method for increasing deposition rates of metal layers from metal-carbonyl precursors |
| TW200734482A (en) * | 2005-03-18 | 2007-09-16 | Applied Materials Inc | Electroless deposition process on a contact containing silicon or silicide |
| US20070059502A1 (en) * | 2005-05-05 | 2007-03-15 | Applied Materials, Inc. | Integrated process for sputter deposition of a conductive barrier layer, especially an alloy of ruthenium and tantalum, underlying copper or copper alloy seed layer |
| US7968455B2 (en) * | 2006-10-17 | 2011-06-28 | Enthone Inc. | Copper deposition for filling features in manufacture of microelectronic devices |
| US7829454B2 (en) | 2007-09-11 | 2010-11-09 | Tokyo Electron Limited | Method for integrating selective ruthenium deposition into manufacturing of a semiconductior device |
| US7704879B2 (en) | 2007-09-27 | 2010-04-27 | Tokyo Electron Limited | Method of forming low-resistivity recessed features in copper metallization |
| US7776740B2 (en) * | 2008-01-22 | 2010-08-17 | Tokyo Electron Limited | Method for integrating selective low-temperature ruthenium deposition into copper metallization of a semiconductor device |
| JP2010067638A (ja) * | 2008-09-08 | 2010-03-25 | Tokyo Electron Ltd | ルテニウム膜の成膜方法 |
| JP2010199349A (ja) | 2009-02-26 | 2010-09-09 | Toshiba Corp | 半導体装置の製造方法 |
| TWI536451B (zh) * | 2010-04-26 | 2016-06-01 | 應用材料股份有限公司 | 使用具金屬系前驅物之化學氣相沉積與原子層沉積製程之n型金氧半導體金屬閘極材料、製造方法及設備 |
| US8637390B2 (en) * | 2010-06-04 | 2014-01-28 | Applied Materials, Inc. | Metal gate structures and methods for forming thereof |
| US9048296B2 (en) * | 2011-02-11 | 2015-06-02 | International Business Machines Corporation | Method to fabricate copper wiring structures and structures formed thereby |
| JP5862353B2 (ja) * | 2011-08-05 | 2016-02-16 | 東京エレクトロン株式会社 | 半導体装置の製造方法 |
| KR101444527B1 (ko) * | 2011-08-05 | 2014-09-24 | 도쿄엘렉트론가부시키가이샤 | 반도체 장치의 제조 방법 |
| KR20130096949A (ko) * | 2012-02-23 | 2013-09-02 | 삼성전자주식회사 | 반도체 소자의 형성 방법 |
| US8517769B1 (en) | 2012-03-16 | 2013-08-27 | Globalfoundries Inc. | Methods of forming copper-based conductive structures on an integrated circuit device |
| US9245798B2 (en) | 2012-04-26 | 2016-01-26 | Applied Matrials, Inc. | Semiconductor reflow processing for high aspect ratio fill |
| TWI576961B (zh) * | 2012-04-26 | 2017-04-01 | 應用材料股份有限公司 | 用於高深寬比塡充的半導體重流處理 |
| JP2014033139A (ja) * | 2012-08-06 | 2014-02-20 | Ulvac Japan Ltd | デバイスの製造方法 |
| EP2779224A3 (en) * | 2013-03-15 | 2014-12-31 | Applied Materials, Inc. | Methods for producing interconnects in semiconductor devices |
| JP2014204014A (ja) * | 2013-04-08 | 2014-10-27 | 三菱電機株式会社 | 半導体装置およびその製造方法 |
-
2016
- 2016-06-03 JP JP2017562997A patent/JP7066929B2/ja active Active
- 2016-06-03 TW TW105117505A patent/TWI621161B/zh active
- 2016-06-03 US US15/172,648 patent/US9711449B2/en active Active
- 2016-06-03 KR KR1020187000200A patent/KR102542758B1/ko active Active
- 2016-06-03 WO PCT/US2016/035724 patent/WO2016196937A1/en not_active Ceased
- 2016-06-03 CN CN201680040035.5A patent/CN107836034B/zh active Active
-
2017
- 2017-07-17 US US15/651,979 patent/US10056328B2/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000091269A (ja) * | 1998-09-10 | 2000-03-31 | Fujitsu Ltd | 半導体装置の製造方法 |
| JP2008538126A (ja) | 2005-03-16 | 2008-10-09 | 東京エレクトロン株式会社 | パターン化された基板上にルテニウム金属層を形成する方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JP7066929B2 (ja) | 2022-05-16 |
| US10056328B2 (en) | 2018-08-21 |
| TW201709293A (zh) | 2017-03-01 |
| US20170317022A1 (en) | 2017-11-02 |
| US20160358815A1 (en) | 2016-12-08 |
| JP2018516465A (ja) | 2018-06-21 |
| CN107836034B (zh) | 2022-07-19 |
| WO2016196937A1 (en) | 2016-12-08 |
| KR20180005743A (ko) | 2018-01-16 |
| CN107836034A (zh) | 2018-03-23 |
| TWI621161B (zh) | 2018-04-11 |
| US9711449B2 (en) | 2017-07-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR102542758B1 (ko) | 상호접속부를 위한 루테늄 금속 피처 충전 | |
| KR102526836B1 (ko) | 코발트계 인터커넥트 및 그의 제조 방법 | |
| TWI402887B (zh) | 用以整合具有改良可靠度之超低k介電質之結構與方法 | |
| TWI827553B (zh) | 用於內連線的釕金屬特徵部填補 | |
| US11404311B2 (en) | Metallic interconnect structures with wrap around capping layers | |
| KR20190050869A (ko) | 루테늄 라이너로 구리 전자 이동을 개선하기 위한 도핑된 선택적 금속 캡 | |
| JP7492618B2 (ja) | 二重金属電力レールを有する集積回路の製造方法 | |
| US9318383B2 (en) | Integrated cluster to enable next generation interconnect | |
| US20050277292A1 (en) | Method for fabricating low resistivity barrier for copper interconnect | |
| US9853025B1 (en) | Thin film metallic resistors formed by surface treatment of insulating layer | |
| JP2025512235A (ja) | 選択的金属堆積のための選択的阻害 | |
| JP2005203569A (ja) | 半導体装置の製造方法及び半導体装置 | |
| US20170194192A1 (en) | Metal filling and planarization of recessed features | |
| JP3998937B2 (ja) | 銅金属化プロセスにおけるTaCNバリア層の製造方法 | |
| CN112133675B (zh) | 一种金属扩散阻挡层结构及其形成方法 | |
| US20180053688A1 (en) | Method of metal filling recessed features in a substrate |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PA0105 | International application |
St.27 status event code: A-0-1-A10-A15-nap-PA0105 |
|
| PG1501 | Laying open of application |
St.27 status event code: A-1-1-Q10-Q12-nap-PG1501 |
|
| A201 | Request for examination | ||
| AMND | Amendment | ||
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
| PA0201 | Request for examination |
St.27 status event code: A-1-2-D10-D11-exm-PA0201 |
|
| E902 | Notification of reason for refusal | ||
| PE0902 | Notice of grounds for rejection |
St.27 status event code: A-1-2-D10-D21-exm-PE0902 |
|
| AMND | Amendment | ||
| E13-X000 | Pre-grant limitation requested |
St.27 status event code: A-2-3-E10-E13-lim-X000 |
|
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
| E601 | Decision to refuse application | ||
| PE0601 | Decision on rejection of patent |
St.27 status event code: N-2-6-B10-B15-exm-PE0601 |
|
| T11-X000 | Administrative time limit extension requested |
St.27 status event code: U-3-3-T10-T11-oth-X000 |
|
| T13-X000 | Administrative time limit extension granted |
St.27 status event code: U-3-3-T10-T13-oth-X000 |
|
| AMND | Amendment | ||
| E13-X000 | Pre-grant limitation requested |
St.27 status event code: A-2-3-E10-E13-lim-X000 |
|
| P11-X000 | Amendment of application requested |
St.27 status event code: A-2-2-P10-P11-nap-X000 |
|
| P13-X000 | Application amended |
St.27 status event code: A-2-2-P10-P13-nap-X000 |
|
| PX0901 | Re-examination |
St.27 status event code: A-2-3-E10-E12-rex-PX0901 |
|
| PX0701 | Decision of registration after re-examination |
St.27 status event code: A-3-4-F10-F13-rex-PX0701 |
|
| X701 | Decision to grant (after re-examination) | ||
| GRNT | Written decision to grant | ||
| PR0701 | Registration of establishment |
St.27 status event code: A-2-4-F10-F11-exm-PR0701 |
|
| PR1002 | Payment of registration fee |
St.27 status event code: A-2-2-U10-U12-oth-PR1002 Fee payment year number: 1 |
|
| PG1601 | Publication of registration |
St.27 status event code: A-4-4-Q10-Q13-nap-PG1601 |
|
| P22-X000 | Classification modified |
St.27 status event code: A-4-4-P10-P22-nap-X000 |