JPS62216352A - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法Info
- Publication number
- JPS62216352A JPS62216352A JP61059744A JP5974486A JPS62216352A JP S62216352 A JPS62216352 A JP S62216352A JP 61059744 A JP61059744 A JP 61059744A JP 5974486 A JP5974486 A JP 5974486A JP S62216352 A JPS62216352 A JP S62216352A
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- bonding
- film
- melting point
- adhesion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 3
- 239000004065 semiconductor Substances 0.000 title claims description 3
- 239000000758 substrate Substances 0.000 claims abstract description 63
- 238000000034 method Methods 0.000 claims abstract description 18
- 238000002844 melting Methods 0.000 claims abstract description 11
- 230000008018 melting Effects 0.000 claims abstract description 11
- 229910052751 metal Inorganic materials 0.000 claims abstract description 11
- 239000002184 metal Substances 0.000 claims abstract description 11
- 239000011248 coating agent Substances 0.000 claims description 5
- 238000000576 coating method Methods 0.000 claims description 5
- 239000010936 titanium Substances 0.000 claims description 4
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 3
- 229910052735 hafnium Inorganic materials 0.000 claims description 3
- VBJZVLUMGGDVMO-UHFFFAOYSA-N hafnium atom Chemical compound [Hf] VBJZVLUMGGDVMO-UHFFFAOYSA-N 0.000 claims description 3
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 3
- 229910052719 titanium Inorganic materials 0.000 claims description 3
- QCWXUUIWCKQGHC-UHFFFAOYSA-N Zirconium Chemical compound [Zr] QCWXUUIWCKQGHC-UHFFFAOYSA-N 0.000 claims description 2
- 229910052726 zirconium Inorganic materials 0.000 claims description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 abstract description 8
- 229910052681 coesite Inorganic materials 0.000 abstract description 4
- 238000011109 contamination Methods 0.000 abstract description 4
- 229910052906 cristobalite Inorganic materials 0.000 abstract description 4
- 239000000377 silicon dioxide Substances 0.000 abstract description 4
- 235000012239 silicon dioxide Nutrition 0.000 abstract description 4
- 229910052682 stishovite Inorganic materials 0.000 abstract description 4
- 229910052905 tridymite Inorganic materials 0.000 abstract description 4
- 229910021354 zirconium(IV) silicide Inorganic materials 0.000 abstract 1
- 238000010438 heat treatment Methods 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 229910021332 silicide Inorganic materials 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 1
- 239000004642 Polyimide Substances 0.000 description 1
- 239000000853 adhesive Substances 0.000 description 1
- 230000001070 adhesive effect Effects 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 238000005336 cracking Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000001755 magnetron sputter deposition Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 239000012299 nitrogen atmosphere Substances 0.000 description 1
- 239000011368 organic material Substances 0.000 description 1
- 229910052698 phosphorus Inorganic materials 0.000 description 1
- 239000011574 phosphorus Substances 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- VSZWPYCFIRKVQL-UHFFFAOYSA-N selanylidenegallium;selenium Chemical compound [Se].[Se]=[Ga].[Se]=[Ga] VSZWPYCFIRKVQL-UHFFFAOYSA-N 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
- H01L21/2003—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate
- H01L21/2007—Bonding of semiconductor wafers to insulating substrates or to semiconducting substrates using an intermediate insulating layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/314—Inorganic layers
- H01L21/316—Inorganic layers composed of oxides or glassy oxides or oxide based glass
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
- H01L23/5389—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates the chips being integrally enclosed by the interconnect and support structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L24/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L24/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
- H01L2224/23—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process
- H01L2224/24—Structure, shape, material or disposition of the high density interconnect connectors after the connecting process of an individual high density interconnect connector
- H01L2224/241—Disposition
- H01L2224/24135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/24137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8385—Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83894—Direct bonding, i.e. joining surfaces by means of intermolecular attracting interactions at their interfaces, e.g. covalent bonds, van der Waals forces
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06551—Conductive connections on the side of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06565—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking the devices having the same size and there being no auxiliary carrier between the devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01015—Phosphorus [P]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01018—Argon [Ar]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0104—Zirconium [Zr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01042—Molybdenum [Mo]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01072—Hafnium [Hf]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01073—Tantalum [Ta]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/06—Polymers
- H01L2924/078—Adhesive characteristics other than chemical
- H01L2924/07802—Adhesive characteristics other than chemical not being an ohmic electrical conductor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3025—Electromagnetic shielding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Recrystallisation Techniques (AREA)
- Pressure Welding/Diffusion-Bonding (AREA)
- Electrodes Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。
め要約のデータは記録されません。
Description
【発明の詳細な説明】
〔概要〕
Si或いはSiO□の基板をジルコニウム(Zr)等の
高融点金属のシリサイドを用いて、相互に接着する。
高融点金属のシリサイドを用いて、相互に接着する。
本発明はSi或いはSiO2の基板の接着の方法に関す
る。
る。
これまでLSIの集積度向上のためにはデバイス寸法を
縮小する方法が主であったが、今後は導電層、絶縁層を
幾層にも積み重ね、3次元化することにより更に集積度
を向上させる方法が注目されている。
縮小する方法が主であったが、今後は導電層、絶縁層を
幾層にも積み重ね、3次元化することにより更に集積度
を向上させる方法が注目されている。
この方法に必要な技術にSi基板とSi基板の接着があ
る。これの既存の技術としてはポリイミド等の有機物を
用いた接着法、P S G (PhosphorusS
ilicate Glass)を用いた接着法がある。
る。これの既存の技術としてはポリイミド等の有機物を
用いた接着法、P S G (PhosphorusS
ilicate Glass)を用いた接着法がある。
しかし、前者は熱に弱く、接着後高温での熱処理が行え
ないこと、又炭素による汚染の問題がある。後者は接着
後の耐熱性は略良好であるが、接着する際1000℃以
上の高温を必要とするので問題である。
ないこと、又炭素による汚染の問題がある。後者は接着
後の耐熱性は略良好であるが、接着する際1000℃以
上の高温を必要とするので問題である。
Si基板相互の接着に関して、接着温度は低く、接着後
は耐熱性のある、汚染も少ない接着法は、いままで満足
すべきものがなく、これの解決が望まれている。
は耐熱性のある、汚染も少ない接着法は、いままで満足
すべきものがなく、これの解決が望まれている。
第2図(a) 、(b)は従来例における基板の接着工
程を説明するための断面図である。
程を説明するための断面図である。
第2図(a)において、1はSi基板で、この表面にC
VD法で厚さ約500nmのPSG被膜5を被着形成す
る。
VD法で厚さ約500nmのPSG被膜5を被着形成す
る。
第2図(b)において、PSG被膜5形成のSi基板1
の」二にSi基板3を密着して載置し、N2雰囲気で約
1000℃に熱処理し両Si基板1.3を接着する。
の」二にSi基板3を密着して載置し、N2雰囲気で約
1000℃に熱処理し両Si基板1.3を接着する。
この方法での接着は、接着後の耐熱性は比較的価れてい
るが、接着に1000℃以上の熱処理を要するため、素
子形成済みのSi基板に適用しづらい欠点がある。
るが、接着に1000℃以上の熱処理を要するため、素
子形成済みのSi基板に適用しづらい欠点がある。
Si基板相互の接着において、接着温度は低く、接着し
た後は耐熱性があり、且つ汚染も少ない接着法を提供し
ようとするものである。
た後は耐熱性があり、且つ汚染も少ない接着法を提供し
ようとするものである。
上記問題点の解決は、Si基板、SiO□被膜を表面に
形成したSi基板またはSiO2基板よりなる第1の基
板の表面に高融点金属被膜を形成し、前記第1の基板の
上に、Si基板、SiO□被膜を表面に形成したSi基
板または5in2基板よりなる第2の基板の表面を下に
して密着載置し、熱処理して前記高融点金属被膜をシリ
ナイド化して、前記第1の基板と第2の基板を接着する
本発明による半導体装置の製造方法により達成される。
形成したSi基板またはSiO2基板よりなる第1の基
板の表面に高融点金属被膜を形成し、前記第1の基板の
上に、Si基板、SiO□被膜を表面に形成したSi基
板または5in2基板よりなる第2の基板の表面を下に
して密着載置し、熱処理して前記高融点金属被膜をシリ
ナイド化して、前記第1の基板と第2の基板を接着する
本発明による半導体装置の製造方法により達成される。
特に前記高融点金属被膜をジルコニウム、チタンまたは
ハフニウムとすることにより本発明は容易に実施するこ
とが出来る。
ハフニウムとすることにより本発明は容易に実施するこ
とが出来る。
Zr等の高融点金属は反応性にとみ還元力が優れている
ので、Si基板の表面に薄い酸化層があっても、又Si
n、基板であってもシリサイド化して接着を可能とする
。
ので、Si基板の表面に薄い酸化層があっても、又Si
n、基板であってもシリサイド化して接着を可能とする
。
第1図(a) 、(b)は本発明における基板の接着工
程を説明するための断面図である。
程を説明するための断面図である。
第1図(a)において、第1の基板たるSi基板1の表
面上に、DCマグネトロンスパッタリング法によりZr
被膜2を130nm堆積被着する。
面上に、DCマグネトロンスパッタリング法によりZr
被膜2を130nm堆積被着する。
第1図(b)において、厚さ約300nmのSiO□被
膜をその表面に形成したSi基板3を、その表面を下に
してSi基板1の上に密着載置して、4χTo+^r中
で650℃で熱処理する。するとZrは下のSi基板1
のSi1上の第2の基板3の5i(h被膜のSiと反応
してシリサイド化しZr5iz 4となる。これによ
り、上下の両基板1.3は接着される。
膜をその表面に形成したSi基板3を、その表面を下に
してSi基板1の上に密着載置して、4χTo+^r中
で650℃で熱処理する。するとZrは下のSi基板1
のSi1上の第2の基板3の5i(h被膜のSiと反応
してシリサイド化しZr5iz 4となる。これによ
り、上下の両基板1.3は接着される。
接着後、N2中或いは02中でl000℃、1時間熱処
理を行ったが、剥れ、割れ、変形などの変化は観察され
ず、極めて耐熱性に優れた密着性のよい、強い接着が得
られた。
理を行ったが、剥れ、割れ、変形などの変化は観察され
ず、極めて耐熱性に優れた密着性のよい、強い接着が得
られた。
以上はSi基板とSiO□被膜のついたSi基板の接着
に関するものであるが、Si基板とSi基板、SiO□
基板とSiO□基板、Sing被膜付きSi基板同士の
接着も可能で良好な結果を得ることが出来る。
に関するものであるが、Si基板とSi基板、SiO□
基板とSiO□基板、Sing被膜付きSi基板同士の
接着も可能で良好な結果を得ることが出来る。
600〜800℃の範囲のシリサイド化温度で強い接着
が得られた。
が得られた。
特に、Si基板同士の接着は、Si基板表面の自然酸化
膜の影響を受けることなく反応が速やかに進行するため
、強固な良好な接着が得られる。
膜の影響を受けることなく反応が速やかに進行するため
、強固な良好な接着が得られる。
Zrの替わりにチタン(Ti)、ハフニウム()If)
を使用したものでも略同様な良好な結果を得ることが出
来る。
を使用したものでも略同様な良好な結果を得ることが出
来る。
Zr等の高融点金属のシリサイド化反応を用いることに
より、Si基板やSiO□基板の良好な接着が可能であ
る。接着は600〜800℃の比較的低温で行うごとが
出来、又素子特性に悪影啓を及ぼすような汚染がない。
より、Si基板やSiO□基板の良好な接着が可能であ
る。接着は600〜800℃の比較的低温で行うごとが
出来、又素子特性に悪影啓を及ぼすような汚染がない。
更に接着後の耐熱性、耐薬品性も優れている。
第1図(a) 、(b)は本発明における基板の接着工
程を説明するための断面図、 第2図(a) 、(b)は従来例における基板の接着工
程を説明するための断面図である。 これら図において、 1は第1の基板、 2は高融点金属被膜、 3は第2の基板、
程を説明するための断面図、 第2図(a) 、(b)は従来例における基板の接着工
程を説明するための断面図である。 これら図において、 1は第1の基板、 2は高融点金属被膜、 3は第2の基板、
Claims (1)
- 【特許請求の範囲】 〔1〕Si基板、SiO_2被膜を表面に形成したSi
基板またはSiO_2基板よりなる第1の基板(1)の
表面に高融点金属被膜(2)を形成し、前記第1の基板
(1)の上に、Si基板、SiO_2被膜を表面に形成
したSi基板またはSiO_2基板よりなる第2の基板
(3)の表面を下にして密着載置し、熱処理して前記高
融点金属被膜(2)をシリサイド(4)化して、前記第
1の基板(1)と第2の基板(3)を接着する ことを特徴とする半導体装置の製造方法。 〔2〕前記高融点金属被膜(2)がジルコニウム、チタ
ンまたはハフニウムであることを特徴とする特許請求の
範囲第1項記載の半導体装置の製造方法。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61059744A JP2559700B2 (ja) | 1986-03-18 | 1986-03-18 | 半導体装置の製造方法 |
KR1019870002404A KR900003830B1 (ko) | 1986-03-18 | 1987-03-17 | 실리콘판 또는 이산화실리콘판의 접착방법 |
US07/027,317 US4826787A (en) | 1986-03-18 | 1987-03-18 | Method for adhesion of silicon or silicon dioxide plate |
EP87103983A EP0238066B1 (en) | 1986-03-18 | 1987-03-18 | A method for effecting adhesion of silicon or silicon dioxide plates |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61059744A JP2559700B2 (ja) | 1986-03-18 | 1986-03-18 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62216352A true JPS62216352A (ja) | 1987-09-22 |
JP2559700B2 JP2559700B2 (ja) | 1996-12-04 |
Family
ID=13122044
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP61059744A Expired - Fee Related JP2559700B2 (ja) | 1986-03-18 | 1986-03-18 | 半導体装置の製造方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US4826787A (ja) |
EP (1) | EP0238066B1 (ja) |
JP (1) | JP2559700B2 (ja) |
KR (1) | KR900003830B1 (ja) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6461906A (en) * | 1987-09-02 | 1989-03-08 | Toshiba Corp | Manufacture of silicon semiconductor substrate |
JPH023266A (ja) * | 1987-12-28 | 1990-01-08 | Motorola Inc | 導電性再結合層を有するバイポーラ半導体デバイス |
JP2003509843A (ja) * | 1999-09-08 | 2003-03-11 | コミツサリア タ レネルジー アトミーク | 2つの半導体構成要素間の導電性ボンディング方法 |
JP2003110096A (ja) * | 2001-09-28 | 2003-04-11 | Japan Fine Ceramics Center | Soi基板およびその製造方法 |
JP2004512683A (ja) * | 2000-10-19 | 2004-04-22 | インターナショナル・ビジネス・マシーンズ・コーポレーション | エッチ・バック法を用いた低欠陥SiGeの層移動 |
Families Citing this family (63)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL8800953A (nl) * | 1988-04-13 | 1989-11-01 | Philips Nv | Werkwijze voor het vervaardigen van een halfgeleiderlichaam. |
US5136344A (en) * | 1988-11-02 | 1992-08-04 | Universal Energy Systems, Inc. | High energy ion implanted silicon on insulator structure |
US5038201A (en) * | 1988-11-08 | 1991-08-06 | Westinghouse Electric Corp. | Wafer scale integrated circuit apparatus |
US5025304A (en) * | 1988-11-29 | 1991-06-18 | Mcnc | High density semiconductor structure and method of making the same |
US5168078A (en) * | 1988-11-29 | 1992-12-01 | Mcnc | Method of making high density semiconductor structure |
GB8920101D0 (en) * | 1989-09-06 | 1989-10-18 | Marconi Electronic Devices | Methods of joining components |
NL8902271A (nl) * | 1989-09-12 | 1991-04-02 | Philips Nv | Werkwijze voor het verbinden van twee lichamen. |
US5849627A (en) * | 1990-02-07 | 1998-12-15 | Harris Corporation | Bonded wafer processing with oxidative bonding |
US5387555A (en) * | 1992-09-03 | 1995-02-07 | Harris Corporation | Bonded wafer processing with metal silicidation |
JP2566175B2 (ja) * | 1990-04-27 | 1996-12-25 | セイコー電子工業株式会社 | 半導体装置及びその製造方法 |
US5098861A (en) * | 1991-01-08 | 1992-03-24 | Unitrode Corporation | Method of processing a semiconductor substrate including silicide bonding |
JPH04266047A (ja) * | 1991-02-20 | 1992-09-22 | Fujitsu Ltd | 埋め込み層形成に相当するsoi型半導体装置の製造方法及び半導体装置 |
US5183769A (en) * | 1991-05-06 | 1993-02-02 | Motorola, Inc. | Vertical current flow semiconductor device utilizing wafer bonding |
US5262347A (en) * | 1991-08-14 | 1993-11-16 | Bell Communications Research, Inc. | Palladium welding of a semiconductor body |
JPH05198739A (ja) * | 1991-09-10 | 1993-08-06 | Mitsubishi Electric Corp | 積層型半導体装置およびその製造方法 |
SE469863B (sv) * | 1991-10-15 | 1993-09-27 | Asea Brown Boveri | Halvledarkomponent, halvledarskiva för framställning av halvledarkomponent samt förfarande för framställning av sådan halvledarskiva |
DE69333619T2 (de) * | 1992-01-30 | 2005-09-29 | Canon K.K. | Herstellungsverfahren für Halbleitersubstrate |
JP3191972B2 (ja) * | 1992-01-31 | 2001-07-23 | キヤノン株式会社 | 半導体基板の作製方法及び半導体基板 |
US6909146B1 (en) | 1992-02-12 | 2005-06-21 | Intersil Corporation | Bonded wafer with metal silicidation |
US5279991A (en) * | 1992-05-15 | 1994-01-18 | Irvine Sensors Corporation | Method for fabricating stacks of IC chips by segmenting a larger stack |
GB2274942B (en) * | 1993-02-05 | 1996-09-25 | Toshiba Cambridge Res Center | Semiconductor manufacturing method |
WO1994023444A2 (en) * | 1993-04-02 | 1994-10-13 | Harris Corporation | Bonded wafer processing with oxidative bonding |
DE4311762C2 (de) * | 1993-04-08 | 1995-02-02 | Josef Dr Kemmer | Verfahren zur Verbindung elektrischer Kontaktstellen |
US5395789A (en) * | 1993-08-06 | 1995-03-07 | At&T Corp. | Integrated circuit with self-aligned isolation |
US5825090A (en) * | 1994-07-27 | 1998-10-20 | Silicon Power Corporation | High power semiconductor device and method of making same |
MY114888A (en) * | 1994-08-22 | 2003-02-28 | Ibm | Method for forming a monolithic electronic module by stacking planar arrays of integrated circuit chips |
KR960009074A (ko) * | 1994-08-29 | 1996-03-22 | 모리시다 요이치 | 반도체 장치 및 그 제조방법 |
DE4433330C2 (de) * | 1994-09-19 | 1997-01-30 | Fraunhofer Ges Forschung | Verfahren zur Herstellung von Halbleiterstrukturen mit vorteilhaften Hochfrequenzeigenschaften sowie eine Halbleiterwaferstruktur |
US5643821A (en) * | 1994-11-09 | 1997-07-01 | Harris Corporation | Method for making ohmic contact to lightly doped islands from a silicide buried layer and applications |
GB2301707B (en) * | 1995-06-02 | 1999-12-22 | Toshiba Cambridge Res Center | Semiconductor device and method of making same |
US5952725A (en) * | 1996-02-20 | 1999-09-14 | Micron Technology, Inc. | Stacked semiconductor devices |
FR2745973B1 (fr) * | 1996-03-08 | 1998-04-03 | Thomson Csf | Memoire de masse et procede de fabrication de memoire de masse |
US6784023B2 (en) * | 1996-05-20 | 2004-08-31 | Micron Technology, Inc. | Method of fabrication of stacked semiconductor devices |
US5907763A (en) * | 1996-08-23 | 1999-05-25 | International Business Machines Corporation | Method and device to monitor integrated temperature in a heat cycle process |
US6118351A (en) * | 1997-06-10 | 2000-09-12 | Lucent Technologies Inc. | Micromagnetic device for power processing applications and method of manufacture therefor |
US6440750B1 (en) | 1997-06-10 | 2002-08-27 | Agere Systems Guardian Corporation | Method of making integrated circuit having a micromagnetic device |
EP0895282A3 (en) * | 1997-07-30 | 2000-01-26 | Canon Kabushiki Kaisha | Method of preparing a SOI substrate by using a bonding process, and SOI substrate produced by the same |
DE19747846A1 (de) | 1997-10-30 | 1999-05-06 | Daimler Benz Ag | Bauelement und Verfahren zum Herstellen des Bauelements |
KR20000003975A (ko) * | 1998-06-30 | 2000-01-25 | 김영환 | 필드 산화막을 구비한 본딩형 실리콘 이중막 웨이퍼 제조방법 |
US6118181A (en) * | 1998-07-29 | 2000-09-12 | Agilent Technologies, Inc. | System and method for bonding wafers |
US6255714B1 (en) | 1999-06-22 | 2001-07-03 | Agere Systems Guardian Corporation | Integrated circuit having a micromagnetic device including a ferromagnetic core and method of manufacture therefor |
US6287891B1 (en) * | 2000-04-05 | 2001-09-11 | Hrl Laboratories, Llc | Method for transferring semiconductor device layers to different substrates |
US6797604B2 (en) | 2000-05-08 | 2004-09-28 | International Business Machines Corporation | Method for manufacturing device substrate with metal back-gate and structure formed thereby |
US6495474B1 (en) | 2000-09-11 | 2002-12-17 | Agere Systems Inc. | Method of fabricating a dielectric layer |
KR20020072103A (ko) * | 2001-03-09 | 2002-09-14 | 송오성 | 니켈실리사이드를 사이에 둔 실리콘 기판쌍의 제조방법 |
TW582099B (en) * | 2003-03-13 | 2004-04-01 | Ind Tech Res Inst | Method of adhering material layer on transparent substrate and method of forming single crystal silicon on transparent substrate |
JP4380264B2 (ja) * | 2003-08-25 | 2009-12-09 | カシオ計算機株式会社 | 接合基板及び基板の接合方法 |
US20050092598A1 (en) * | 2003-11-05 | 2005-05-05 | Industrial Technology Research Institute | Sputtering process with temperature control for salicide application |
DE102004015017B4 (de) * | 2004-03-26 | 2006-11-16 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Erzeugung von mechanischen und elektrischen Verbindungen zwischen den Oberflächen zweier Substrate |
US20080116584A1 (en) * | 2006-11-21 | 2008-05-22 | Arkalgud Sitaram | Self-aligned through vias for chip stacking |
JP4303282B2 (ja) * | 2006-12-22 | 2009-07-29 | Tdk株式会社 | プリント配線板の配線構造及びその形成方法 |
JP4331769B2 (ja) * | 2007-02-28 | 2009-09-16 | Tdk株式会社 | 配線構造及びその形成方法並びにプリント配線板 |
US20090162966A1 (en) * | 2007-12-21 | 2009-06-25 | The Woodside Group Pte Ltd | Structure and method of formation of a solar cell |
US20090159111A1 (en) * | 2007-12-21 | 2009-06-25 | The Woodside Group Pte. Ltd | Photovoltaic device having a textured metal silicide layer |
JP5132534B2 (ja) * | 2008-12-01 | 2013-01-30 | 日本電波工業株式会社 | 光学部品の製造方法 |
US7927975B2 (en) | 2009-02-04 | 2011-04-19 | Micron Technology, Inc. | Semiconductor material manufacture |
US8786009B2 (en) * | 2009-11-03 | 2014-07-22 | Samsung Electronics Co., Ltd. | Substrate structures including buried wiring, semiconductor devices including substrate structures, and method of fabricating the same |
JP5854184B2 (ja) * | 2010-03-02 | 2016-02-09 | セイコーエプソン株式会社 | 液体噴射ヘッド、液体噴射装置、圧電素子、超音波センサー及び赤外センサー |
JP5716897B2 (ja) * | 2010-03-02 | 2015-05-13 | セイコーエプソン株式会社 | 液体噴射ヘッド、液体噴射装置、圧電素子、超音波センサー及び赤外センサー |
JP5839157B2 (ja) * | 2010-03-02 | 2016-01-06 | セイコーエプソン株式会社 | 液体噴射ヘッド、液体噴射装置、圧電素子、超音波センサー及び赤外センサー |
JP5754619B2 (ja) * | 2010-03-02 | 2015-07-29 | セイコーエプソン株式会社 | 液体噴射ヘッド、液体噴射装置、圧電素子、超音波センサー及び赤外センサー |
JP5854183B2 (ja) | 2010-03-02 | 2016-02-09 | セイコーエプソン株式会社 | 液体噴射ヘッド、液体噴射装置、圧電素子、超音波センサー及び赤外センサー |
FR3076076B1 (fr) * | 2017-12-22 | 2021-12-17 | Commissariat Energie Atomique | Assemblage ameliore pour circuit 3d a niveaux de transistors superposes |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS603148A (ja) * | 1983-06-21 | 1985-01-09 | Nec Corp | 単結晶シリコン半導体装置用基板およびその製造方法 |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL122607C (ja) * | 1961-07-26 | 1900-01-01 | ||
GB1093136A (en) * | 1965-08-27 | 1967-11-29 | Johnson Matthey Co Ltd | Improvements in and relating to the bonding together of metals or alloys |
US3909332A (en) * | 1973-06-04 | 1975-09-30 | Gen Electric | Bonding process for dielectric isolation of single crystal semiconductor structures |
US3974006A (en) * | 1975-03-21 | 1976-08-10 | Valentin Rodriguez | Method of obtaining high temperature resistant assemblies comprising isolated silicon islands bonded to a substrate |
CA1056514A (en) * | 1975-03-31 | 1979-06-12 | General Electric Company | Lead bond structure |
JPS5717158A (en) * | 1980-07-04 | 1982-01-28 | Fujitsu Ltd | Manufacture of semiconductor device |
ATE45057T1 (de) * | 1985-03-13 | 1989-08-15 | Siemens Ag | Duennfilmschichtaufbau mit einer reaktiven zwischenschicht fuer integrierte halbleiterschaltungen. |
-
1986
- 1986-03-18 JP JP61059744A patent/JP2559700B2/ja not_active Expired - Fee Related
-
1987
- 1987-03-17 KR KR1019870002404A patent/KR900003830B1/ko not_active IP Right Cessation
- 1987-03-18 EP EP87103983A patent/EP0238066B1/en not_active Expired - Lifetime
- 1987-03-18 US US07/027,317 patent/US4826787A/en not_active Expired - Lifetime
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS603148A (ja) * | 1983-06-21 | 1985-01-09 | Nec Corp | 単結晶シリコン半導体装置用基板およびその製造方法 |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6461906A (en) * | 1987-09-02 | 1989-03-08 | Toshiba Corp | Manufacture of silicon semiconductor substrate |
JPH023266A (ja) * | 1987-12-28 | 1990-01-08 | Motorola Inc | 導電性再結合層を有するバイポーラ半導体デバイス |
JP2003509843A (ja) * | 1999-09-08 | 2003-03-11 | コミツサリア タ レネルジー アトミーク | 2つの半導体構成要素間の導電性ボンディング方法 |
JP2004512683A (ja) * | 2000-10-19 | 2004-04-22 | インターナショナル・ビジネス・マシーンズ・コーポレーション | エッチ・バック法を用いた低欠陥SiGeの層移動 |
JP2003110096A (ja) * | 2001-09-28 | 2003-04-11 | Japan Fine Ceramics Center | Soi基板およびその製造方法 |
Also Published As
Publication number | Publication date |
---|---|
EP0238066A3 (en) | 1990-03-28 |
KR900003830B1 (ko) | 1990-06-02 |
KR870009463A (ko) | 1987-10-26 |
EP0238066A2 (en) | 1987-09-23 |
US4826787A (en) | 1989-05-02 |
JP2559700B2 (ja) | 1996-12-04 |
EP0238066B1 (en) | 1994-05-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS62216352A (ja) | 半導体装置の製造方法 | |
JPS61296329A (ja) | セルを有する物品の製造方法 | |
JPS62222616A (ja) | 耐熱性電極薄膜 | |
JPS59126639A (ja) | 半導体装置用基板の製造方法 | |
JPS605233B2 (ja) | 高融点化合物薄膜の製造方法 | |
JPS6232610A (ja) | 半導体装置の製造方法 | |
JPH04148525A (ja) | Soi基板およびその製造方法 | |
JP5103694B2 (ja) | 圧電薄膜の製造方法 | |
JPS59114829A (ja) | 窒化シリコン膜の製造方法 | |
JPS62188222A (ja) | 半導体化合物の製造方法 | |
JPS6476736A (en) | Manufacture of semiconductor device | |
JPH0246768A (ja) | 半導体装置及び半導体装置の製造方法 | |
JPH0246769A (ja) | 半導体装置及び半導体装置の製造方法 | |
JP2535577B2 (ja) | ウェ―ハの接着方法 | |
JPS58135628A (ja) | 化合物半導体薄膜構造体の製造方法 | |
JPH09199530A (ja) | 半導体装置および半導体装置の製造方法 | |
JPS60192326A (ja) | ダイヤモンド膜の形成方法 | |
JPH0521345B2 (ja) | ||
JPS6337652A (ja) | 半導体デバイス用基板の接着方法 | |
JPH0845651A (ja) | 複層セラミックヒーター | |
JPS61270812A (ja) | 半導体装置の製造方法 | |
JPS6292328A (ja) | 絶縁膜形成方法 | |
JP2703231B2 (ja) | シリコン半導体基板の製造方法 | |
JPH0254963A (ja) | 半導体装置及びその製造方法 | |
JPS62188224A (ja) | 半導体化合物の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |