JPH0566027B2 - - Google Patents
Info
- Publication number
- JPH0566027B2 JPH0566027B2 JP57226273A JP22627382A JPH0566027B2 JP H0566027 B2 JPH0566027 B2 JP H0566027B2 JP 57226273 A JP57226273 A JP 57226273A JP 22627382 A JP22627382 A JP 22627382A JP H0566027 B2 JPH0566027 B2 JP H0566027B2
- Authority
- JP
- Japan
- Prior art keywords
- cel
- insulating film
- ary
- memory cell
- mask
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/37—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the capacitor being at least partially in a trench in the substrate
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Formation Of Insulating Films (AREA)
- Semiconductor Memories (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57226273A JPS59117258A (ja) | 1982-12-24 | 1982-12-24 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57226273A JPS59117258A (ja) | 1982-12-24 | 1982-12-24 | 半導体装置の製造方法 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1332730A Division JPH0612806B2 (ja) | 1989-12-25 | 1989-12-25 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59117258A JPS59117258A (ja) | 1984-07-06 |
| JPH0566027B2 true JPH0566027B2 (enExample) | 1993-09-20 |
Family
ID=16842617
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57226273A Granted JPS59117258A (ja) | 1982-12-24 | 1982-12-24 | 半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59117258A (enExample) |
Families Citing this family (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6031268A (ja) * | 1983-07-29 | 1985-02-18 | Nec Corp | Mis型半導体記憶装置 |
| JPH0616549B2 (ja) * | 1984-04-17 | 1994-03-02 | 三菱電機株式会社 | 半導体集積回路装置 |
| JPS6126253A (ja) * | 1984-07-16 | 1986-02-05 | Nippon Telegr & Teleph Corp <Ntt> | 半導体記憶装置の製造方法 |
| JPS6151868A (ja) * | 1984-08-21 | 1986-03-14 | Nec Corp | 半導体装置 |
| JPH0782753B2 (ja) * | 1984-08-31 | 1995-09-06 | 三菱電機株式会社 | ダイナミックメモリ装置 |
| JPS6187359A (ja) * | 1984-10-05 | 1986-05-02 | Nec Corp | 半導体メモリセル |
| US4694561A (en) * | 1984-11-30 | 1987-09-22 | American Telephone And Telegraph Company, At&T Bell Laboratories | Method of making high-performance trench capacitors for DRAM cells |
| JPH0680804B2 (ja) * | 1984-12-18 | 1994-10-12 | 株式会社東芝 | 半導体装置の製造方法 |
| JPS61208256A (ja) * | 1985-03-13 | 1986-09-16 | Toshiba Corp | 半導体記憶装置 |
| JPH0682800B2 (ja) * | 1985-04-16 | 1994-10-19 | 株式会社東芝 | 半導体記憶装置 |
| JPS6221266A (ja) * | 1985-07-19 | 1987-01-29 | Sanyo Electric Co Ltd | 半導体メモリセル |
| JPH0793372B2 (ja) * | 1985-12-16 | 1995-10-09 | 株式会社東芝 | 半導体記憶装置 |
| JPH0738418B2 (ja) * | 1986-02-13 | 1995-04-26 | 日本電気株式会社 | 半導体装置 |
| JPH0828468B2 (ja) * | 1986-04-15 | 1996-03-21 | 松下電子工業株式会社 | 半導体メモリ装置 |
| JPS62273764A (ja) * | 1986-05-21 | 1987-11-27 | Matsushita Electronics Corp | 半導体メモリ装置 |
| US4959698A (en) * | 1986-10-08 | 1990-09-25 | Mitsubishi Denki Kabushiki Kaisha | Memory cell of a semiconductor memory device |
| JPS63124454A (ja) * | 1986-11-13 | 1988-05-27 | Mitsubishi Electric Corp | 半導体記憶装置 |
| JPS63104466A (ja) * | 1986-10-22 | 1988-05-09 | Mitsubishi Electric Corp | Mos型ダイナミツクram |
| JPS6394669A (ja) * | 1986-10-08 | 1988-04-25 | Mitsubishi Electric Corp | 半導体記憶装置 |
| JP2608054B2 (ja) * | 1986-10-20 | 1997-05-07 | 三菱電機株式会社 | 半導体記憶装置の製造方法 |
| JP2595945B2 (ja) * | 1986-11-13 | 1997-04-02 | 三菱電機株式会社 | 半導体記憶装置 |
| US5545290A (en) * | 1987-07-09 | 1996-08-13 | Texas Instruments Incorporated | Etching method |
| JP2633577B2 (ja) * | 1987-09-10 | 1997-07-23 | 株式会社東芝 | ダイナミックメモリセル及びその製造方法 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5349969A (en) * | 1976-10-18 | 1978-05-06 | Hitachi Ltd | Semiconductor memory unit |
| JPS5632463U (enExample) * | 1979-08-20 | 1981-03-30 | ||
| JPS5643171U (enExample) * | 1979-09-10 | 1981-04-20 | ||
| JPS5643171A (en) * | 1979-09-17 | 1981-04-21 | Mitsubishi Electric Corp | Informing device for platform of elevator |
| JPS5710973A (en) * | 1980-06-24 | 1982-01-20 | Agency Of Ind Science & Technol | Semiconductor device |
| JPS592362A (ja) * | 1982-06-28 | 1984-01-07 | Nippon Telegr & Teleph Corp <Ntt> | 半導体装置とその製造方法 |
-
1982
- 1982-12-24 JP JP57226273A patent/JPS59117258A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS59117258A (ja) | 1984-07-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0566027B2 (enExample) | ||
| JP3083801B2 (ja) | スタック・キャパシタを備えた垂直トランジスタを有するメモリ | |
| US5032882A (en) | Semiconductor device having trench type structure | |
| US20010039089A1 (en) | Memory array having a digit line buried in an isolation region and method for forming same | |
| US20090173983A1 (en) | Semiconductor device and method of fabricating the same | |
| US5012309A (en) | Semiconductor memory device comprising capacitor portions having stacked structures | |
| GB1591429A (en) | Fabrication methods for the high capacity ram cell | |
| JPH0342514B2 (enExample) | ||
| US5936271A (en) | Unit cell layout and transfer gate design for high density DRAMs having a trench capacitor with signal electrode composed of three differently doped polysilicon layers | |
| KR0139863B1 (ko) | 반도체장치 및 그의 제조방법 | |
| EP0177066A2 (en) | Semiconductor memory device with information storage vertical trench capacitor and method of manufacturing the same | |
| KR960015522B1 (ko) | 반도체 기억장치 | |
| US5237528A (en) | Semiconductor memory | |
| US5010379A (en) | Semiconductor memory device with two storage nodes | |
| JPH0640573B2 (ja) | 半導体集積回路装置 | |
| US6911687B1 (en) | Buried bit line-field isolation defined active semiconductor areas | |
| JPH0576785B2 (enExample) | ||
| US5214496A (en) | Semiconductor memory | |
| US6362501B1 (en) | DRAM cell array not requiring a device isolation layer between cells | |
| JPS6136384B2 (enExample) | ||
| JPH077823B2 (ja) | 半導体集積回路装置 | |
| JPS61140172A (ja) | 半導体記憶装置 | |
| US4152779A (en) | MOS ram cell having improved refresh time | |
| JPH0271521A (ja) | 半導体集積回路装置の製造方法 | |
| JPS61140171A (ja) | 半導体記憶装置 |